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Abstract
Analog-to-digital converters (ADCs) are key design blocks in state-of-art image,
capacitive, and biomedical sensing applications. In these sensing applications,
algorithmic ADCs are the preferred choice due to their high resolution and low
area advantages. Algorithmic ADCs are based on the same operating principle
as that of pipelined ADCs. Unlike pipelined ADCs where the residue is trans-
ferred to the next stage, an N-bit algorithmic ADC utilizes the same hardware
N-times for each bit of resolution. Due to the cyclic nature of algorithmic
ADCs, many of the low power techniques applicable to pipelined ADCs cannot
be directly applied to algorithmic ADCs. Consequently, compared to those
of pipelined ADCs, the traditional implementations of algorithmic ADCs are
power inefficient.
This thesis presents two novel energy efficient techniques for algorithmic ADCs.
The first technique modifies the capacitors’ arrangement of a conventional
flip-around configuration and amplifier sharing technique, resulting in a low
power and low area design solution. The other technique is based on the unit
multiplying-digital-to-analog-converter approach. The proposed approach ex-
ploits the power saving advantages of capacitor-shared technique and capacitor-
scaled technique. It is shown that, compared to conventional techniques, the
proposed techniques reduce the power consumption of algorithmic ADCs by
more than 85%.
To verify the effectiveness of such approaches, two prototype chips, a 10-bit
5 MS/s and a 12-bit 10 MS/s ADCs, are implemented in a 130-nm CMOS
process. Detailed design considerations are discussed as well as the simulation
and measurement results. According to the simulation results, both designs
achieve figures-of-merit of approximately 60 fJ/step, making them some of the
most power efficient ADCs to date.
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Analog-to-digital converters (ADCs) are ubiquitous wherever analog signals are processed,
stored, or transported in a digital form. For example, in the music industry, ADCs are
used to convert the voice into digital format so that it is processed, compressed, or stored.
ADCs are also an integral part of wireless communication systems, disk drives, audio and
video communications, radar, sonar, camcorders, cellular phones, touch-screens, displays,
and other analog/digital mixed-signal applications. Typically, such applications determine
the architecture of the embedded ADCs and their performance to satisfy the needs of the
overall system.
1.1 ADCs for Imaging, Biomedical, and Capacitive Sens-
ing Applications
During the last decade, there has been an increasing demand for digital signal processing
(DSP) of images and other sensor based data requiring low speed and moderate resolutions,
while consuming a very low power. General imaging, biomedical imaging and capacitive
touch sensing applications are perhaps the most rapidly growing ones [1–14].
The most common ADC architectures for these sensing applications are successive-
approximation register (SAR) [15–19], single-slope (SS) [20–22], sigma-delta (Σ∆) [6, 23–
25], and algorithmic or cyclic [2, 3, 26] ADCs. Although SAR ADCs are easy to use, they
require a digital-to-analog converter (DAC) in a column, whose area is unacceptably large
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for consumer electronics. Other commonly used ADCs in sensing applications are single-
slope and Σ∆ ADCs. Single-slope ADCs need 2N clock cycles for an N-bit conversion,
requiring very fast clock signals leading to a high power consumption in high-speed imaging
and sensing applications. Whereas in many sensing applications, Σ∆ ADCs are typically
avoided due to the complexity of the Σ∆ modulators and the following decimation filters [3,
27]. Although algorithmic ADCs require a less silicon area than SAR ADCs [2, 28, 29],
algorithmic ADCs typical implementations necessitate accurate amplifiers, resulting in a
higher power consumption. Also, algorithmic ADCs have a comparable or faster operation
speed than SAR ADCs [2,15].
1.2 Motivation
The power consumption of an ADC has a significant effect on the overall power budget of a
sensor acquisition system. Among the different ADC architectures in sensing applications,
algorithmic ADCs are the preferred choice [2, 13, 28, 30]. Although algorithmic ADCs
are, inherently, area efficient due to the fact that in a typical N-bit algorithmic ADC,
the hardware is reused N times, once for each bit of resolution, they are relatively power
inefficient, compared to that of other ADC architectures.
Algorithmic ADCs are based on the same operating principle as that of pipelined ADCs,
which have greatly benefited from the interstage scaling [31]. The concept of interstage
scaling stems from the fact that the noise, accuracy, and settling time requirements are
relaxed as the signal travels to the later stages in the pipeline. Therefore, the operational
transconductance amplifier (OTA) gain and capacitors can be scaled along the pipeline
such that lower-power OTAs can be utilized. In addition to low-power OTAs, various
other low power techniques have been developed to reduce the power consumption of
pipelined ADCs. Among them, the switched-OTA, the OTA-shared, and capacitor-shared
techniques exhibit the most promise. The switched-OTA [32, 33] takes advantage of the
fact that each OTA is idle for one of the clock phases, and hence, can be switched off to
conserve power. OTA-shared technique [34, 35] saves power by using the same OTA for
two successive stages. Capacitor-shared technique in pipelined ADCs [36–38] depends on
the fact that in near optimally scaled pipelined ADCs, the unit capacitors in each stage are
scaled by the interstage gain, and the feedback capacitor of one stage is equal to the total
input capacitance of the following stage. Consequently, the feedback capacitor of one stage
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can be reused as the input capacitor of the following stage, thereby reducing the OTA’s
capacitive load and its power requirements.
Due to the cyclic nature of algorithmic ADCs, many of these conventional low power
techniques cannot be utilized in typical implementations of algorithmic ADCs. However,
algorithmic ADCs still offer other advantages over pipelined counterparts, including as low
area [39], ease of calibration [40], and capacitor mismatch insensitivity at the expense of
multiple conversion cycles per bit [41,42].
The objective of this thesis is to introduce some novel low power techniques for designing
algorithmic ADCs. These techniques are verified by designing prototype ADCs.
1.3 Thesis Organization
The thesis comprises of five chapters. Chapter 2 is a review of some background material
for ADCs in general, and algorithmic ADCs in particular. The algorithmic architecture,
its implementation techniques, and sources of errors are explored, and the low power tech-
niques of pipelined ADCs are discussed. The chapter is concluded with the examination
of recent energy efficient techniques for algorithmic ADCs. Chapter 3 presents two pro-
posed power efficient techniques for algorithmic ADCs. The proposed technique exploits
the OTA-shared, the switched-OTA, the capacitor-shared, and the capacitor-scaled tech-
niques to achieve a low-power data conversion. The details of two experimental ADCs are
provided in Chapter 4. The design details for the circuits are described, along with the





2.1 Analog-to-Digital Conversion Overview
An ADC is a device that converts a continuous-time analog signal into a series of cor-
responding digital codes. Each code is a quantized version of the analog signal at the
corresponding time instant.
There are two main types of ADCs: Nyquist-rate ADCs and over-sampled ADCs. The
term, Nyquist-rate, is derived from the Nyquist theorem, which states that the sample
rate must be greater than twice the bandwidth of the signal to preserve all the signal
information. Usually, Nyquist-rate converters operate close to the Nyquist-rate, and rely
on analog circuits for anti-aliasing and reconstruction filters. In addition, ADCs can be
operated at much higher sampling rates than those determined by the Nyquist-rate, and
increase the output’s SNR by filtering out the quantization noise that is not in the signal
bandwidth. These ADCs are called over-sampled ADCs.
Among the different ADC architectures, flash ADCs are known to be the fastest quan-
tizers of an analog signal. However, for high resolutions, flash ADCs require a large number
of comparators, thereby occupying a large chip area and consuming high power. A possible
way to reduce the power consumption in an ADC is to split the conversion process into
identical low resolution stages, working concurrently in a pipelined fashion. Each stage
samples the analog signal, coarsely quantizes it, and transfers the residue (the unconverted
part of the signal) to the next stage. Once the residue is sampled by the next stage,
the sampling process is repeated. This pipelined approach increases the throughput and
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reduces the number of comparators at the cost of an increased latency. An alternative ap-
proach to the pipelined scheme is algorithmic conversion. In an algorithmic ADC, rather
than transferring the residue to the next stage, the residue is fed back to the same stage.
By performing the data conversion in algorithmic or cyclic fashion, the conversion speed
is traded off with the die area [43].
In this chapter, the architectural details of algorithmic and pipelined ADCs are ex-
plored, and the sources of errors in algorithmic ADCs are discussed. The last part of the
chapter focusses on the low power aspects of pipelined and algorithmic ADCs.
2.2 Architectural Details of Pipelined and Algorithmic
ADCs
In this section, architectural details of pipelined and algorithmic ADCs are investigated.
The implementation details of a generic stage, as well as the discussion of sources of errors
are introduced.
2.2.1 Pipelined ADCs
A typical pipelined ADC, consisting of I cascaded stages with each stage resolving M-bits,
is depicted in Figure 2.1. The input of each stage is the output of the previous stage,
except for the first stage for which the input signal is the analog input, Vin. In each stage,
there is a sample-and-hold (S/H), sub-ADC, DAC, summing block and gain block. All
the stages operate in the same fashion, except for the last stage which is simply a flash
converter.
At each stage, the analog signal is first sampled and held. This sampled signal is
converted to its digital equivalent by using the flash sub-ADC, and then it is converted
back to an analog value by using a DAC. The analog signal from the DAC is subtracted
from the original held input signal to generate the residue voltage. This voltage is amplified
by 2M to generate an output voltage range equivalent to the input voltage range. This
allows the use of same or similar hardware for each stage.
The residue voltage is sampled by the next stage in the next clock cycle, and the same
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Figure 2.1: M-bit/stage pipelined ADC.
first stage is free to sample the analog input again. Consequently, a new analog sample
can be taken at each clock cycle.
During each clock period, each pipelined stage resolves M-bits1 that are digitally com-
bined after I-cycles to generate an N-bit (= × I) digital code. This process is described
in Figure 2.2. Three stages are shown where the first two stages are the 1.5-bit/stage
(described in Section 2.2.2.1) and the last stage is a 2-bit flash. The delay elements are
represented as D. The output bits of stage 1 passes through the two delay elements, until
the data bits are available from the remaining stages. Then, at the end, all these bits are
combined in the manner as illustrated in Figure 2.2.





























































Figure 2.2: Digital alignment of pipelined output bits. Here D are the delay elements.
2.2.2 Algorithmic ADCs
The operation of algorithmic ADCs is established on the same operating principle of
pipelined ADCs. In pipelined ADCs, the residue is propagated to the next stage, whereas
in algorithmic ADCs, the residue voltage is fed back to the same stage, by trading speed
with die area.
The primary task of an algorithmic stage is to sample the signal from the previous cycle,
generate the analog residue voltage for the next cycle, and produce the digital output bits.
A generic algorithmic stage, resolving M-bits, is shown in Figure 2.3. The stage consists
of an S/H, a sub-ADC, a DAC, a summing block, and a gain block.
In the first cycle, VS/H(1) = Vin. The sampled signal is compared to the reference
voltage to generate the most significant bit (MSB). The sub-DAC generates an analog
estimate of the ADC output, and the DAC output is subtracted from the held signal to
generate the analog residue voltage. A precise gain of 2M brings the residue signal swing
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back to the full-scale reference level. This residue voltage is propagated to the next cycle
such that
VS/H(K + 1) = 2
M · VS/H(K)± Vref (2.1)
where K is the current evaluation phase. This process continues until all the bits are
generated. In the next sampling cycle, the stage again samples the Vin, and the same






























































Figure 2.3: Algorithmic ADC architecture.
For a 1-bit case, where M=1, the circuit operates in the following manner. The sampled
signal, Vin, which ranges from −Vref to Vref , is quantized by the sub-ADC. The sub-ADC’s
output is then fed to the DAC to generate the analog estimate of the input signal. The
estimate is then subtracted from the sampled signal to generate the internal residue voltage.
The residue voltage is amplified by a gain of two such that the voltage is centered around
zero. Then, this internal residue is sampled by the next cycle.
The resulting transfer characteristic of a 1-bit/stage is shown in Figure 2.4. bK is
the output bit, generated by the sub-ADC. The discontinuity at zero occurs when the
comparator switches its decision from bK = 0 to bK = 1.
To generate the transfer function, the output of the DAC is either −Vref/2 or +Vref/2,
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corresponding to the input codes of 1 and 0, respectively. So, the output voltage becomes
Vout = 2Vin ± Vref (2.2)
which is the key function performed by an algorithmic stage. This function is referred to
as the residue. Since the residue range of the algorithmic stage is the same as that of its
















(a) (b)Figure 2.4: Transfer characteristics of a 1-bit pipelined stage.
2.2.2.1 Effects of offsets on the residue
Offsets in the comparators, which are in the sub-ADCs, shift the point, where the transi-
tion from one segment of the transfer function to the other segment occurs. Shifting the
transition point can lead to missing codes.
Figure 2.5 demonstrates the residue of a 1-bit algorithmic stage with a comparator
offset. The transition from one segment to the other segment occurs at a positive input
voltage. As a result, the input to the next cycle is more than the value of Vref . If the offset
is large enough, it leads to missing codes in the ADC’s output.
One way to get around the problem of comparator offsets is to use digital error correc-
tion. Most digital error correction techniques are based on the use of redundancy. One of

















(a) (b)Figure 2.5: Transfer function of the 1-bit pipelined stage with an offset.
The flowchart of the redundant sign digit (RSD) algorithmic ADC is shown in Figure 2.6.
Figure 2.7(a) reflects the residue plot of the ideal 1.5-bit/stage. There are two transition
points: at +Vref/4 and −Vref/4. The input range is now divided into three segments. In
the 1.5 bit/stage implementation, a digital set of {-1, 0, 1} corresponding to a set of
digital codes of 00, 01 and 10, respectively, are used. Here -1 represents Vin < −Vref/4, 0
represents −Vref/4 ≤ Vin ≤ Vref/4, and +1 represents Vin > Vref/4.
An important property of the 1.5-bit/stage is that it can tolerate ±Vref/4 comparator
offsets. As a result, the errors caused by these comparator offsets can be corrected in the
digital domain. The residue plots of the 1.5-bit/stage with comparator offsets of +Vref/4
and −Vref/4 are shown in Figure 2.7(b) and (c), respectively. In both cases, it is evident
that, the residue voltages still fall within the desired output range of ±Vref . Provided the
residue voltage remains within the input range of the following stage, the residue voltage
can be successfully resolved by the following cycle.
2.2.3 Switched capacitor realization of the algorithmic stage
There are many ways to implement an pipelined/algorithmic stage [45–47]. However,
the switched-capacitor (SC) approach is currently the most popular technique for the

















Vout(K) < -Vref/4 Vout(K) > Vref/4Vout(K) ?
Figure 2.6: Flow chart of an RSD algorithmic ADC.
values of these capacitors. Therefore, SC circuits are very well suited to use within the
integrated circuits.
A typical implementation of an algorithmic ADC is shown in Figure 2.8. Here, the
algorithmic ADC operates with a two-phase clock: a sample phase, φs, and an evaluation






























































Figure 2.7: Residue plot of the 1.5 bit/stage: (a) the ideal case with zero offset, (b) one
extreme case with the offset of the lower comparator at −Vref/2, and (c) the other
extreme case with the offset of the lower comparator at 0.
other capacitors are reset. All the capacitors are equal in size, except Ce, which is twice







































Figure 2.8: Single-ended SC implementation of the conventional two-stage algorithmic
ADC: (a) Schematics and (b) Clocks.
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The ADC consists of two stages: the first stage, consisting of Cs, Ch, and A1, is used
as a sample-and-hold-amplifier (SHA) and the second stage, consisting of Ce, Cf , Cr and
A2 is used to generate the residue. The SHA has two principal roles: sample the analog
input, Vin, and sample the residue generated by the second stage, before transferring the
sample back to the input of the second stage. During the first cycle, Vin is sampled on Cs.
During φe, A1 transfers the charge from Cs to Ch where the sample is held. The held signal
is compared by the comparator to generate the MSB. Simultaneously, the held signal is
sampled on Ce. The charge stored on Ce is given as
Qφe = Ce · Vin (2.3)
Then, during φs, the charge on Ce is injected into the OTA loop to generate 2Vin at the
output. At the same time, based on the comparator output, Cr is connected to ∓Vref to
generat the residue, expressed as
Vout(K + 1) =
Ce
Cf




where Vout(K) is the residue generated in the Kth evaluation phase, and Vout(0) = Vin.
bK = ±1 is the comparator output. Since Ce = 2C and Cf=Cr=C, (2.4) is written as,
Vout(K + 1) = 2Vout(K)− bK · Vref (2.5)
Therefore,
Vout(K + 1) =

2Vout(K)− Vref if Vout(K) > Vref/4
2Vout(K) if −Vref/4 ≤ Vout(K) ≥ Vref/4
2Vout(K) + Vref if Vout(K) < −Vref/4
(2.6)
The SHA samples this residue voltage on Cs and holds it for the second stage to generate
the next residue. This residue generation and sampling process continues until all the bits
are generated. Then, the stage takes the next input sample and the conversion process
starts again. Therefore, for a two-phase clocking scheme, an N-bit ADC requires 2N clock
phases to perform an N-bit data conversion.
The effective number of bits, ENOB, of the 1.5-bit/stage architecture is calculated,
14
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For a sinusoidal input signal, the SNR is calculated as [43]











= 11.3 (dB) (2.9)




= 1.58 (Bits) (2.10)
This is why the stage is called the 1.5-bit/stage.
The concept of the 1.5-bit/stage technique can be extended to higher resolutions per
stage. For example, a 2.8-bit/stage resolves 2-bits of information from the input signal,
whereas the extra 0.8-bit information is adopted to correct the comparator errors. In the
2.8 bit/stage the gain of the stage is four compared to the gain of two in an 1.5-bit/stage.
This is carried out to restore the residue to full-scale. The residue plot of a 2.8-bit stage is
shown in Figure 2.9.
The 2.8-bit/stage implementation can be extended to higher bits per stage by providing
an interstage gain of 2M , where M is the stage resolution. Higher resolutions per stage
means a lower total number of clock phases for a given ADC resolution.
In summary, the combination of SC techniques and the 1.5-bit/stage concept, provides
an excellent approach to implement high-speed, high-resolution ADCs. The use of the
1.5-bit/stage implies that comparator offsets of ±Vref/4 can be tolerated, leading to the
possibility of very high-resolution ADCs. However, there are many other sources of errors










Figure 2.9: Residue plot of the 2.8-bit/stage.
2.2.4 Sources of errors in the pipelined/algorithmic stages
There are many error sources (other than comparator offsets) that have historically limited
the performance of pipelined and algorithmic ADCs. These error sources are divided into
two categories: noise, which varies from sample to sample, and systematic errors, which do
not vary from sample to sample. The typical sources of errors in a pipelined/algorithmic
stage are:
• Switching errors; caused by the non-idealities of the switches
• Matching errors; incurred from capacitor and device mismatches
• Gain errors; due to imperfect OTAs
• Noise; from switch resistances and OTAs
2.2.4.1 Switching errors
In SC implementations, MOS transistors are used as switches. The requirement of these
switches are that they do not introduce any offsets, meet settling time constraints, and
have a low OFF state leakage. However, these switches, being imperfect, cause clock-
feedthrough and charge-injection errors, and exhibit non-linear on-resistance.
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MOSFETs have capacitive coupling between the gate and the junctions. These capaci-
tances couple the clock signal into the signal path. This phenomenon causes an error called,
the clock feed-through error. The coupling is proportional to the size of the transistor, but
this error is independent of the input signal. In a 0.18 µm technology, an NMOS switch
of size 5µm/0.18µm charging a 100 fF capacitor at 100 MHz, leads to a clock-feedthrough
charge of about 5%. With technology scaling, this coupling generally decreases, and can
be canceled by using a fully differential topology
Charge injection is another mechanism that distorts the signal. When an ON MOS
transistor is turned OFF, the charges in the channel at that moment are pushed to the
drain and source terminals. For the aforementioned NMOS switch, a 1V input signal
causes an error voltage of approximately -30 mV. This negative injected charge is signal
dependant. A number of techniques have been reported, including the use of transmission
gates and dummy switches to deal with this problem [48].
Another signal dependant issue of the MOS switches is the non-linear on-resistance.
A MOSFET’s on-resistance depends on Vgs, where Vs varies with the input signal. For
the previous switch previous and a signal ranging from 0 to 1 V, the on-resistance ranges
between 100 Ω and 1.15 kΩ. This non-linear on-resistance leads to a signal dependant
settling time. The nonlinearity of the switch resistance can be improved by the use of
CMOS transmission gates. However, in high resolutions, the transmission gates do not give
enough linearity, and another technique, called bootstrapping is commonly used [44,49].
In summary, switches have numerous problems, and the design techniques discussed
above have been developed to avoid the errors caused by them. Consequently, errors due
to MOS switches do not lead to significant problems.
2.2.4.2 Matching
Due to process variations, nominally identical components do not match in practical cir-
cuit realizations. Often, these component mismatches limit the attainable resolution of
pipelined ADCs. For pipelined ADCs, implemented in CMOS processes, the most signifi-
cant mismatches are capacitor mismatches and MOSFET mismatches.
The capacitor matching accuracy is usually limited by the lithography and subsequent
processing steps. Modern CMOS processes offer Metal-Insulator-Metal (MIM) capacitors,
which, if carefully designed in the layout, match to 0.01-0.1% accuracy [50]. However,
capacitor mismatches decrease with increased capacitor size. The standard deviation of
17
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where W and L are the width and length of the capacitor. The value of Ac is a technology
dependent parameter.
In SC pipelined/algorithmic ADCs, the capacitors are employed to set the gain of each





, C1 and C2 are set nominally equal to




















The impact of the errors caused by capacitor mismatch can be seen in Figure 2.10. Due
to such a mismatch, there are discontinuities in the residue plot which give rise to missing
codes.
For a full scale input, Vout must not deviate from the ideal value by more than a half
LSB. However, for an N-bit ADC, the capacitor matching must be accurate to the number




Consequently, a 10-bit part resolving the first bit must match to effectively 0.1% accuracy.
In summary, for high-resolutions, tight capacitor matching must be achieved. Increas-
ing the capacitor area increases the capacitor matching, however increasing the area is
impractical in many cases. In this case, digital calibration is used [52–54] .
2.2.4.3 Gain errors
An OTA is the most important building block in SC implementations of pipelined ADCs.
Since the DC gain of an OTA is finite, a gain error is introduced in the residue transfer
18
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Figure 2.10: Residue plot showing the impact of the capacitor mismatch: (a) Residue
plot of the first stage with capacitor mismatch and (b) Reconstructed output for the
ramp input.
function, as shown in Figure 2.11, where t is the required settling time, and τ is the time
constant of the closed loop system.
The relationship between an OTA’s DC gain and the ADC’s resolution is derived here.




1 + Av · β
(2.13)
where β is the feedback factor. If M is the stage resolution, then β of an M-bit flip-around





If the OTA DC open-loop gain is infinite, then the ideal closed-loop gain should be 1/β.
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Figure 2.11: Settling time and gain error due to the imperfect OTA.








1 + Av · β
(2.15)
If Av · β  1, then the gain error of the interstage amplifier is given as∣∣∣∣∆GG
∣∣∣∣ ≈ 1Av · β (2.16)
The impact of the errors caused by a low DC gain OTA is illustrated in Figure 2.12.
Due to the gain errors, discontinuities in the residue plot result in missing codes.
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Figure 2.12: Residue plot showing the impact of the gain errors: (a) Residue plot of the
first stage with OTA’s gain and (b) Reconstructed output for the ramp input.
A common requirement is that the error should be less than the maximum quantization
error, that is, 0.5 LSB. Accordingly, for an N-bit algorithmic ADC currently resolving Kth-
bit, the gain error is given as ∣∣∣∣∆GG
∣∣∣∣ < 12(N−K+1)
Av · β > 2(N−K+1) (2.17)
Consequently, for a 12-bit algorithmic ADC resolving 1 bit in each cycle, the amplifier loop
gain must be higher than 72 dB.
OTAs also have a finite bandwidth such that an OTA necessitates a finite amount of
time to settle to the final value shown in Figure 2.11. The OTA’s bandwidth is dictated
by the settling accuracy requirements of the closed-loop system.






(N −K + 1) · ln 2
(2.18)





where fs is the sampling frequency. Hence, by combining (2.18) and (2.19), the OTA’s
closed-loop bandwidth is given as
f3dB = fT · β >
(




Equation (2.20) shows that increasing the ADC’s resolution, sampling frequency, and stage
resolution increases the OTA’s bandwidth requirements. For a fs = 10 MS/s conversion
rate, the OTA’s closed loop bandwidth of a N = 12-bit algorithmic ADC with the stage
resolution of K = 1-bit must be higher than approximately 160 MHz.
2.2.4.4 Noise
Error sources can be classified into two broad categories of noise and systematic errors.
Noise varies from sample to sample, whereas systematic errors do not. This distinction has
a significant impact. Systematic errors are commonly fixed with calibration, leaving only
the noise as a limiting factor.
There are many kinds of noise, including shot noise, flicker noise, and thermal noise.
Shot noise does not exist in typical MOS devices, but they can appear in deep sub-micron
devices that exhibit significant gate leakage [56]. Flicker noise is reduced by increasing the
sizes of the input transistors, and using PMOS transistors rather than NMOS transistors.
However, thermal noise is a fundamental noise inside any conductor and is the dominant
noise in sampled data systems.
In a SC circuit, the thermal noise of a switch is filtered by a single pole low-pass filter
created by the resistance of the switch and the sampling capacitor. Therefore, the rms









where k is Boltzman’s constant, T is the absolute temperature and C is the sampling
capacitor size.
In algorithmic ADCs, the total input referred noise is proportional to the weighted sum
of the reciprocals of the sampling capacitors. For an M-bit stage with equal sized sampling











+ · · ·
]
(2.22)
In the case of pipelined ADCs, having scaled sampling capacitors (i.e., they get smaller
in successive stages), the noise increases in the later stages, leading to a higher input
referred noise.
2.3 Low Power Techniques for Pipelined ADCs
In embedded pipelined ADCs, reducing the power consumption has been the major focus of
recent research. Pipelined ADCs are a cascade of low resolution stages that include OTAs
and comparators. At each stage, the majority of power is consumed in OTAs [57, 58].
Their power consumption is determined by the load capacitance they drive. Consequently,
a designer can minimize the power dissipation by addressing the load capacitance of the
OTAs, how the OTAs are used, and the design of the OTAs.
2.3.1 Architectural level design
Historically, pipelined ADCs use I identical stages, where each stage resolves M = N/I
bits. A straight forward approach is to employ 1-bit/stage [59]. However, as seen from
(??), the noise contributions from the later stages are greatly reduced by the interstage
gains of the preceding stages. By exploiting this fact, the later stages can be scaled down
to save power, while minimally degrading the SNR [31]. By scaling the later stages, the
power can be optimized, based on the number of bits converted in each stage.
The precision requirements of each stage depend on how many bits need to be resolved
after that stage. Therefore, the precision requirements decrease along the pipeline. Conse-
quently, the later stages can have reduced analog design complexity (lower OTA’s gain and
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bandwidth and smaller capacitors). Therefore, scaling the capacitors and OTAs in later
stages, as shown in Figure 2.13, leads to a low power and area efficient design.
Stage 1
Stage 2





Figure 2.13: Scaling of the pipelined stages by the scaling factor γ.
A relationship between the pipelined ADC power dissipation and interstage scaling has
been reported in [31]. A more detailed analysis is described in Appendix Section A.2. In
the analysis, a taper factor (x) is chosen to determine the optimal scaling factor between
stages. The scaling factor is related to the taper factor (x) by
γ = 2−Mx (2.23)
where M is the stage resolution. The relationship between the taper factor and normalized
power dissipation is plotted in Figure 2.14 for different values of M. From the plots, it
is evident that the optimal scaling factor is approximately equal to the reciprocal of the
interstage gain of the pipelined stage. As shown in Appendix Section A.2, for M=1, a
power savings of 70% can be achieved by using the optimal scaling factor.
As portrayed in Figure 2.15, increasing the stage resolution, ideally, results in further
power savings. Increasing the number of bits allows greater capacitor scaling in the later
stages, resulting in a significant power savings. On the other hand, multi-bits/stage signif-
icantly increase the number of comparators and digital overhead required. Therefore, the
optimum stage resolution is still an open matter for research.
Based on the previous discussion, pipelined ADCs, designed for low power, are designed
with an interstage scaling equal to the interstage gain. Typically, the number of bits
converted per stage is higher for higher resolutions and lower for lower resolutions ADCs.
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Figure 2.14: Normalized power versus the scaling factor.
2.3.2 Stage level design
At each stage, the dominant source of power dissipation is an OTA. It must be used
efficiently, and the design of an OTA must be power efficient.
A traditional regular pipelined stage is implemented as shown in Figure 2.16(a). The
load capacitance, CL, consists of the sampling capacitor of the next stage and the parasitic
capacitance loading the OTA. The stage works by sampling the input into 2M unit capac-
itors and moving the charge into a single unit capacitor for an overall gain of 2M . Note
that, in an optimally scaled pipelined, the total input capacitance of the following stage is
equal to the unit capacitance of the current stage.
An alternative approach for attaining the gain of 2M is the flip-around technique in
Figure 2.16(b). Similar to traditional pipelined stages, the input signal is sampled on 2M
unit capacitors. Then, to achieve the gain of 2M , the charge on 2M -1 unit capacitors is
transferred to the remaining unit capacitor. Note that the sampling capacitor of the next






























Taper factor = 1.33
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Figure 2.15: Normalized power versus the stage resolution. Here optimum taper factor of
each stage resolution is used.
values of M (M=1, M=2), is a significant improvement in the feedback factor. For M=1,
the feedback factor is increased from 1/3 to 1/2 in an ideal circuit. The improved feedback
factor can be exploited to increase the speed or the power dissipation is reduced to maintain
the desired speed. Consequently, for all pipelined ADCs, based on the 1-bit/stage, the flip-
around architecture is the preferred choice.
The second approach to minimize the power within the stage is to utilize the OTA in a
more efficient manner. Note that in typical implementations, during the sampling phase,
the OTA is idle. This leads to the development of the switched-OTA (SO) technique [32,37],
the OTA-shared technique [35,60], and the double-sampling (DS) technique [61,62].
For the switched-OTA technique in Figure 2.17, the OTAs are switched off during the
sampling phase, φ1, thereby reducing the overall power consumption. Also, the switch at
the output of the OTA is removed. A drawback of this approach is that an additional
turn-on time is needed, when the OTA is switched back ON from the OFF state.
Another low power design technique is based on the principle of OTA sharing. Here,
one OTA serves as the residue amplifier for two different stages during two different clock
phases. Therefore, the number of total OTAs are reduced by half, saving both area and
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Figure 2.16: Traditional regular and flip-around configuration pipelined stage: (a)



















Figure 2.17: Switched-OTA (SO) technique.
power. Figure 2.18 indicates the OTA is shared between two time interleaved stages,
whereas in Figure 2.19, the OTA is shared by the consecutive stages.
As mentioned that an OTA is used for only half of the clock cycles, hence, effectively,
sampling rates can be doubled and the OTA is utilized in both the clock phases [63],
as shown in Figure 2.20. Alternatively, the DS technique facilitates halving the clock
frequency, thereby minimizing the power consumption. It is observed that during phase
φ1, Csodd samples the input signal. During φ2, Csodd transfers its charge to Cfi , and Cseven
samples the input, and so on. In other words, the output is updated during both phases
such that the operation speed is twice as fast as that of the conventional single sampling
stage.
In summary, since the dominant source of power consumption in an individual stage
is the OTA, most of the techniques, discussed at the stage level, are used to decrease the
number of OTAs by sharing them or to switch them OFF. In addition, the flip-around
technique is employed for almost all the low resolution stages due to its power dissipation
being lower than that of the regular gain technique.
2.3.3 Circuit level design
Once the number of bits/stage, interstage gain and overall structure of the individual
stages is determined, the circuits within the stage must be designed for low power. Within
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Figure 2.18: Concept of OTA-shared technique across two parallel channels.
low power, and dynamic comparators are commonly used due to their minimum power
consumption. This leaves the OTA as the major source of power dissipation within each
stage. Consequently, a number of researchers have focused on lowering the power of the
OTAs in pipelined ADCs [64–67].
An OTA, in SC pipelined ADCs, has two tasks: to accurately transport the signal
charge from one capacitor to another capacitor without leaking the signal charge to the
parasitic capacitors and to act as a buffer such that the voltage on the capacitors can be
sampled without affecting the charge on the capacitors. Historically, high gain wide band-
width OTAs have been used to perform the two aforementioned tasks. These amplifiers
are class-A and dissipate a significant amount of power. Recently researchers have looked
at other amplifier architectures based on the class-B operation for low power. For example,




















Figure 2.19: Concept of OTA-shared technique between two cascaded stages.
zero crossing based detector [65]. By using wide bandwidth and low gain OTAs, signif-
icant power savings can be achieved and the resulting errors are corrected in the digital
domain [66,67]. This low power OTA design remains an area of active research interest.
In summary, the low power design techniques for pipelined ADCs are discussed. It is
found that the low power techniques for pipelined ADCs can be efficiently used at the
architectural, system, and circuit levels.
2.4 Overview of Recent Energy Efficient Techniques for
Algorithmic ADCs
Due to the cyclic nature of algorithmic ADCs, many of these conventional low power
techniques for pipelined ADCs cannot be utilized in typical implementations of algorithmic
ADCs. However, a variety of ways of modifying the conventional algorithmic ADC to
reduce the ADC’s power consumption are reported in the literature [1, 13, 46, 55, 68–71].
















Figure 2.20: Double sampling (DS) technique.
• flip-around configuration and OTA-shared technique
• bias and clock phase scaling
• capacitor-shared technique
2.4.1 Flip-around configuration and OTA-shared technique
The most straightforward low power configurations utilize the flip-around configuration and
OTA-shared techniques [13,46,59,68]. The former technique reduces the load capacitance
of the OTA and the latter technique cuts the number of OTAs to one. A single-ended flip-
around configuration and OTA-shared SC algorithmic ADC is displayed in Figure 2.21.
The ADC requires only two sets of capacitors {C1, C2} and {C3, C4}, an OTA, and
switches. During φin, the input signal, Vin is sampled on C1 and C2. Then, during φe, C1
is connected to the DAC reference and C2 is connected around the OTA to generate the
residue. The residue is sampled by C3 and C4. To generate the next residue, the roles of
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C3 and C4 are exchanged with C1 and C2, respectively, during φo. This residue generating







































Figure 2.21: Single-ended SC implementation of a flip-around configuration and
OTA-shared algorithmic ADC.
The combination of the flip-around configuration and OTA-shared scheme significantly
reduces the power consumption of algorithmic ADCs. As listed in Table 2.1, OTA-shared
technique reduces the conversion time from 2N in the conventional case to N clock phases
due to the lack of an explicit sample and hold phase. The flip-around configuration reduces
the power consumption of conventional ones by 50% due to its improved feedback factor
and reduced load capacitance. Due to their significant energy savings, the flip-around
configuration and OTA-shared technique is used in almost all algorithmic ADCs.
2.4.2 Bias and clock phase scaling
In an algorithmic ADC, the OTA is the most power hungry block. The power consumption
of an OTA depends on its settling time requirements. During the residue evaluation phase,
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Conventional 1 1 1
Flip-around 0.5 1 0.5




Phase scaling 1 0.5 0.5
Scaling first 4 cycles 1 0.75 0.75
Bias current scaling 0.5 1 0.5
Scaling first 4 cycles 0.75 1 0.75
the required settling time of an OTA is based on the number of unresolved bits after the
current bit. Consequently, after each bit conversion, the OTA settling time requirements
are relaxed and can be traded off for power savings [55,69].
For a single pole OTA, from (2.18), the settling time requirement of the OTA is written
as
Tset =
(N + 1−K) · ln 2 · CL
β · gm
(2.24)
where K is the current bit being resolved beginning with the MSB. Therefore, during each
bit conversion, the OTA’s settling time requirements are relaxed by a factor of (N−K+1)
(N−K) as
the K bits are resolved. Thus, this relaxation can be exploited by either scaling the clock
phases or slowing down the OTA by reducing its bias current.
2.4.2.1 Non-uniform clocking
In traditional implementations of algorithmic ADCs, the conversion time allotted to each
bit is equal to the conversion time of the MSB, irrespective of the bit’s weight. Equation
(2.24) reveals that the settling time requirement decreases as more bits are resolved. For
example, a 10-bit ADC theoretically requires 10,9,8...1 time units for each data conversion,
compared to ten time units for each phase in the conventional scheme. Therefore, to exploit
the relaxed settling requirements, a possible technique is to scale the clock phases according
to the accuracy requirements of each conversion step [55].
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As shown in Figure 2.22, after the MSB conversion, for a 10-bit ADC, the minimum
settling time is reduced by 10% in each step. Therefore, the clock phases can be reduced by
10% for each successive step. Consequently, the conversion time can ideally be reduced by
a factor of N+1
2N
compared to that of uniform clocking. However, due to jitter and slewing
considerations, only the first few clock phases of the ADC are scaled in practice [55], leading
to a lower power savings than expected.
For a given sampling frequency, the reduced conversion time is traded for lower. As
a result, a power reduction as high as 50%, is achieved by using non-uniform clocking.
Unfortunately, to generate the non-uniform clock phases, a phase-locked-loop (PLL) or
a delay-locked-loop (DLL) is required. This PLL or DLL increases the area and power
consumption of the overall ADC.
T
Tconv = N xT



















Figure 2.22: Non-uniform clocking scheme of an N-bit algorithmic ADC.
2.4.2.2 Dynamic biasing technique
Another way to exploit the reduced settling time requirements of an MDAC is to adaptively
scale transconductance, gm, of the input transistors by reducing the bias current in each
successive cycle, decreasing the overall power consumption [69]. A possible implementation
scheme for dynamic biasing, shown in Figure 2.23, consists of N mirrored transistors, where
N is the ADC resolution. During each cycle, gate of one of the mirror NMOS is disconnected
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from the bias node and connected to the ground. Therefore, in each cycle, the bias current








Figure 2.23: Dynamic current scaling scheme of an N-bit algorithmic ADC.








where Vofinal is the final output, Vin is the input step, t is the settling time and τ is the
time constant. Also, the output current, i = C dV
dt
, during linear settling, the OTA’s output
current is represented as























, the OTA’s settling time requirement increases by lowering the bias cur-
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rent. Consequently, the bias current scaling is advantageous only if CL can also be scaled
for all the cycles.
2.4.2.3 Summary
The aforementioned scaling techniques can be combined with the flip-around configuration
and OTA-shared technique to reduce the overall power consumption as summarized in
Table 2.2, where PN is the average power consumed by an N-bit ADC, Tc is the time taken
by an N-bit ADC to complete one data conversion and E is the energy consumed by the
ADC.
Table 2.2: Combining flip-around configuration and OTA-shared technique with phase





Phase scaling 0.5 0.25 0.125
Scaling first 4 cycles 0.5 0.375 0.188
Bias current scaling 0.25 0.5 0.125
Scaling first 4 cycles 0.375 0.5 0.188
For the practical case of scaling only the first four cycles, non-uniform clocking re-
duces the conversion time by 75%, whereas the bias current scaling reduces the power
consumption by 75%. Hence, both non-uniform scaling and the bias current yield the
same improvement in energy efficiency, more than 80% of that of conventional implemen-
tation. However, phase scaling is more challenging to implement due to the need for a
DLL or PLL, which increases the overall power consumption and design complexity.
2.4.3 Capacitor-shared techniques
As already mentioned in Section 2.3.3, reducing the OTA’s power consumption reduces the
overall power consumption of the ADC. According to (2.24), for a given settling time,
gm ∝ CL (2.29)
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In a well-designed circuit, gm is proportional to the power consumption, and the power
consumption is linearly proportional to the load capacitance. Hence, reducing the load
capacitance reduces the ADC’s power consumption.
One possible technique for load reduction is to utilize the capacitor-shared technique
commonly used in pipelined ADCs [34,37,38]. The capacitor-shared technique is based on
the observation that, when pipelined ADCs are scaled for minimum power, the capacitors
in each stage are scaled by the interstage gain, and the feedback capacitor of one stage
becomes equal to the total input capacitance of the following stage. As a result, the
feedback capacitor of one stage can be reused as the input capacitor for the following
stage to reduce the OTA’s capacitive load, and further reduce the power requirements of
pipelined ADCs.
Capacitor-shared technique can be applied to algorithmic ADCs by partitioning the
sampling and feedback capacitors into two equal sized capacitors,C1a,C1b and C2a,C2b,
evident in Figure2.24(a) [70]. During the sampling and generation of the first residue, the
operation is identical to the algorithmic ADC, described in Figure 2.21. At this point,
the residue is held by C2a and C2b . In the next phase, C2a is connected to the DAC
reference, while the other capacitor C2b remains connected in the feedback. Figure 2.24(c)
conveys that the residue is then sampled by the other set of capacitors, C1a,C1b. In the
following phase, the two sets of capacitors swap roles as depicted in Figure 2.24(d). Such
techniques reduce the load capacitance by 50%, and the capacitor area by 50%, compared
to that of the flip-around scheme. However, due to scaling of the capacitors, the input
referred thermal noise increases. Therefore, the load capacitance must be increased by
almost 1.5 times to compensate for the SNR degradation. Nevertheless, the power savings
can be significant, and consequently, the concept of capacitor-shared technique can be
implemented in a variety of different ways.
2.4.3.1 2-cap-shared technique
A simple low-area low-power capacitor-shared technique has been presented [1]. As shown
in Figure 2.25, for the single-ended case, this technique utilizes only two capacitors. During
the evaluation phase, the feedback capacitor, C2, is charged to the desired output voltage
shown in Figure 2.25(a). However there is no explicit sampling capacitor for the next
cycle. In order to perform the next conversion, an extra set of capacitors is needed. This
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Figure 2.24: Capacitor-shared technique: (a) sampling, (b) 1st evaluation phase, (c) 2nd
evaluation phase, and (d) 3rd evaluation phase.
plates of C1 are disconnected from the DAC reference and the OTA’s input, and connected
to the OTA’s output and OTA’s input common mode, respectively. This technique reduces
of the flip-around implementation by 50%, but requires an additional clock phase. Here, the
load capacitance is reduced by 60% compared to that of the flip-around technique and 80%,
compared to that of the conventional implementation. However, the required extra phase
makes it 50% slower than the flip-around configuration and OTA-shared implementation.








































































Figure 2.25: 2-cap-shared technique: (a) 1st evaluation phase and (b) sampling capacitor
charging phase.
Table 2.3: Combining flip-around configuration and OTA-shared technique with the





Capacitor-shared 0.375 0.5 0.188
2-cap shared 0.2 1 0.2
2.5 Figures-of-Merit for ADCs
In this section, low power limits of sampling-based ADCs are discussed. Also, differ-
ent figures-of-merit (FOM) for ADCs are presented, along with the FOM comparison of
pipelined and algorithmic ADCs.
2.5.1 Low power limit of ADCs
Fundamentally, all ADCs must sample the analog signal, and the accuracy of the sampled
signal must be enough to meet the SNR requirement. In practical circuits, the analog signal
is sampled on the capacitor, along with the thermal noise. By increasing the capacitor size,
the relative SNR is improved. Therefore, the sampling capacitor should be sized for the
desired SNR. Then, the power required to charge the sampling capacitor at the required
rate limits the minimum power dissipation. This minimum sampling power, as derived in
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(A-29), is determined as
Ps = 12kT · fs · 22N (2.30)
This equation states that the power consumption in an ADC is proportional to the resolu-
tion squared and the sampling frequency. Note that (2.30) is technology independent and
sets the lower bound for any sampling-based ADC.
2.5.2 ADCs’ FOM
ADCs are designed for a wide range of sample rates and resolutions. Consequently, direct
comparison of the power dissipation of various ADCs is difficult. As a result, a variety of
different FOMs have been proposed.
The ideal FOM weighs the desirable and undesirable factors in such a manner that the
tradeoff among different factors can be done in a relatively neutral fashion. For ADCs, the
signal bandwidth (typically half the sampling frequency) and the resolution are desirable
features, whereas the power dissipation is undesirable. One of the most popular FOM is
attributed to Walden [72] and is defined as
FOM1 =
P
min(fs, 2 · ERBW ) · 2ENOB
(2.31)
where the nominal units are the pJ/conversion-step, ENOB is the effective number of
bits, fs is the conversion rate at which the ADC is running, and ERBW is the effective
resolution bandwidth. The FOM1 is a direct measure of the parameters depending what
designers want and not want in an ADC.
In light of the fundamental power dissipation of ADC, derived in (2.30), FOM does not
give weight to the SNR and power tradeoff. As a result, a thermal noise based FOM is
commonly used such that
FOM2 =
P
min(fs, 2 · ERBW ) · 22ENOB
(2.32)
where the nominal units are the pJ/conversion-step squared. However, this assumption is
pessimistic for real designs, as not all building blocks of the ADC, such as comparators
and digital clocks, are thermal noise limited.
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2.5.3 Recent progress in low power pipelined and algorithmic ADCs
Recently, researchers have attempted to reduce the power consumption of ADCs. Many
researchers aimed at increasing the resolution and sampling rates of the ADCs. Figure 2.26
is a plot FOM of recently published pipelined and algorithmic ADCs and the year of
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Figure 2.26: FOM2 versus year of publication for pipelined and algorithmic ADCs.
energy consumption, in terms of mW/MHz, which is plotted in relation to the ENOB in
Figure 2.27.
2.5.4 Comparison of the FOM of algorithmic and pipelined ADCs
As already mentioned at the beginning of this section that due to the cyclic nature of
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Figure 2.27: mW/MHz versus the ENOB of published pipelined and algorithmic ADCs.
cannot be utilized in typical implementations of algorithmic ADCs. Consequently, when
compared to pipelined ADCs, traditional algorithmic ADCs have lagged in terms of energy
efficiency. Figure 2.28 illustrates the FOM1 of recently reported algorithmic and pipelined
ADCs. It can be seen that algorithmic ADCs’ FOMs fall behind the pipelined ADCs’
FOMs for any given year of publication.
2.6 Summary
This chapter focuses on the architectural details of algorithmic ADCs in general and their
low power techniques in particular. There is a growing trend towards energy efficient
ADCs, but compared to pipelined ADCs, algorithmic ADCs are lagging behind in energy




























Figure 2.28: Comparison of the FOMs of recently published algorithmic and pipelined
ADCs.
and their inability to utilize interstage scaling. It is evident that there is enough room for
improvements in the energy efficiency of algorithmic ADCs.
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Power Reduction In Algorithmic ADCs
With The Capacitor-shared And The
Capacitor-scaled Techniques
3.1 Overview
Algorithmic ADCs are an attractive choice for image sensing and capacitive sensing ap-
plications [1, 13]. There is a continuous demand for lower power algorithmic ADCs for
these applications. This chapter describes the proposed low power capacitor-shared and
capacitor-scaled techniques for algorithmic ADCs, and the power estimates of the proposed
techniques. Also, a thermal noise analysis and low power limits are shown for the tech-
niques proposed in this thesis. They are based on a 3-cap-shared technique and a combined
capacitor-shared and capacitor-scaled technique.
3.2 Proposed 3-Cap-Shared Technique for Algorithmic
ADCs
As already mentioned in Section 2.4.1, the flip-around configuration and OTA-shared tech-
nique is the most popular SC implementation scheme of an algorithmic ADC. In the pro-
posed 3-cap-shared technique, a modification of the capacitor arrangements of the flip-
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around configuration is presented. This modification results in a considerable reduction of
the OTA’s load capacitance and the capacitors’ area.
3.2.1 Proposed approach
In the flip-around configuration and OTA-shared scheme, described in Sec.2.4, a total of
four capacitors are required to perform the conversion: two capacitors to generate the
residue and two to sample the residue, as shown in Figure 3.1. The arrangement of C1 and
C2 generate the residue voltage, which is sampled on C3 and C4. Also, the same residue
voltage is held across the feedback capacitor, C2. Therefore, three capacitors hold the
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Figure 3.1: Evaluation phase of the flip-around configuration and OTA shared stage.
Since only two capacitors are required to generate the residue, only two capacitors are
needed to sample the signal from the previous cycle. As a result, one capacitor at the
output can be removed without affecting the overall operation of the algorithmic ADC.
By assuming C4 is removed, the next conversion is performed by keeping C2 connected to
the feedback during the entire conversion process, whereas C1 and C3 swap roles during
the alternate phases, as depicted in the Figure 3.2(b). This residue generation continues
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Figure 3.2: 3-cap-shared technique: (a) 1st evaluation phase and (b) 2nd evaluation phase.
for N-phases to generate N-bits. The 3-cap-shared arrangement reduces the load capaci-
tance from 2.5C to 1.5C (40%) compared to the flip-around configuration and OTA-shared
technique.
3.2.2 Improved 3-cap-shared approach
The explicit load capacitance, C3 or C1, contributes about two-thirds to the overall load
capacitance (Figure 3.2). A further load reduction can be achieved by arranging the ca-
pacitors such that C3 is removed and C2 is divided into two equal sized capacitors C2a,C2b,
providing the two capacitors necessary for the next residue generation. Also, C1 is divided
equally into C1a,C1b. The first residue evaluation phase is shown in Figure 3.3(a). To
evaluate the next residue, C2a is connected to the DAC reference, whereas C2b is kept
connected in the feedback. As already mentioned, two capacitors are required for sampling
the signal for the next cycle. Therefore, C1a can be used as the required capacitor as
shown in Figure 3.3(b). During the remaining evaluation phases, C1a and C2a swap roles,
whereas C2b remains connected in the feedback. This process continues until all the bits
are generated. Note that after the first evaluation phase, C1b is disconnected from the sum
node and is not used in later cycles.
This capacitor-shared scheme reduces the load capacitance considerably: from 2.5C
for the flip-around configuration case to 0.75C for the improved 3-cap-shared case. Since
scaling increases the input referred thermal noise, the load capacitance must be increased
by 1.25 times in order to compensate for the degraded SNR. Consequently, a power savings
46





























C1a C1b C2a C2b
C1a C1b
























C1a C1b C2a C2b
C1a C1b







Figure 3.3: Improved 3-cap-shared technique: (a) 1st evaluation phase and (b) 2nd
evaluation phase.
of more than 60% can be achieved, compared to that of the flip-around configuration and
OTA-shared technique for the same SNR.
3.2.3 Power estimates
To estimate the power savings, it is assumed that OTA’s power is proportional to the
load capacitance (see (2.18)). Hence, the load capacitance reduction translates directly to
the overall power reduction. These capacitor sharing techniques inherently utilize the flip-
around configuration and OTA-shared technique. The energy efficiencies of these schemes
are listed in Table 3.1 (an extended version of Table 2.3). It is obvious that the improved
3-cap-shared techniques can achieve more than an 85% power reduction compared to that
of the conventional scheme.
3.2.4 Summary
A low power technique is proposed that improves the existing low power capacitor-shared
technique. The proposed technique utilizes the capacitor-shared technique. In the exist-
ing techniques, the capacitor are shared for only the first cycle, whereas in the proposed
technique, the capacitor sharing is extended to the next cycle reducing the overall power
consumption. The main benefits of this approach are a low power, low area, and ease of
design.
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Table 3.1: Combining flip-around configuration and OTA-shared technique with





Capacitor-shared 0.375 0.5 0.188
2-cap-shared 0.2 1 0.2
3-cap-shared 0.3 0.5 0.15
Improved 3-cap-shared 0.18 0.5 0.135
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3.3 Proposed Capacitor-Shared and Capacitor-Scaled Tech-
nique
As mentioned earlier in Section 2.3.1, one of the main power saving advantages of pipelined
ADCs, over those of algorithmic ADCs, their ability to exploit the interstage capacitor
scaling. Such scaling is due to the fact that the noise contributions from the later stages
are reduced by the factor of the product of the interstage gains of the preceding stages, as











+ · · ·
]
(3.1)
where CsI is the sampling capacitor of the Ith stage and 2M is the interstage gain. Therefore,
in an optimal design, the capacitors at each stage is scaled down by the interstage gain [31].
Due to the cyclic nature of algorithmic ADCs, inter-cycle scaling is not possible for
typical implementations of algorithmic ADCs. Furthermore, due to their inability to use
inter-cycle scaling, algorithmic ADCs are unable to exploit the additional power saving
advantages of the capacitor-shared technique, discussed in Section 2.4.3.
In the capacitor-shared technique, the first and second evaluation phases are repeated,
as shown in Figure 3.4.It is evident that the OTA’s load capacitance during the 1st eval-
uation phase is 0.5C, whereas during 2nd evaluation phase it is 1.25C. Consequently, the
OTA is designed to drive the larger load capacitance of 1.25C, thereby wasting the OTA’s
power in the first evaluation phase. Therefore, to exploit the maximum advantage of
capacitor-shared scheme, a technique utilizing the capacitor-scaled technique is proposed
to significantly reduce the power consumption of the algorithmic ADCs.
In the capacitor-shared scheme discussed above, the load capacitance is reduced only
for the first evaluation cycle. To extend the capacitor-shared technique to the later cycles,
rather than dividing the capacitors into two equal sized capacitors, the sampling capacitors
are divided into unit capacitors, Cu, where each Cu = Cs/2N , as depicted in Figure 3.5.
Here, Cs is the total sampling capacitor size, and N is the ADC resolution.
For example, a 4-bit example in Figure 3.6(a), conveys that the sampling capacitor
is divided into eight equal sized unit capacitors. Initially, all the unit capacitors sample
Vin, and the comparators determine the first bit. To evaluate the first residue, four of the
unit capacitors are connected in feedback, and the remaining four capacitors are connected
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Figure 3.5: Conceptual capacitor-shared and capacitor-scaled algorithmic ADC.
to the appropriate reference voltage, VDAC , as shown in Figure 3.6(b). The feedback
capacitors now hold the next cycle’s input signal. Since the capacitors, connected to VDAC ,
are no longer required, they are disconnected from the OTA’s sum node (dotted-line).
Then, to evaluate the next residue, two of the feedback capacitors are connected to the
appropriate DAC levels, and the other capacitors remain connected to the feedback as
signified in Figure 3.6(c). The feedback capacitor is further subdivided for each successive
bit conversion. Figure 3.6(d) depicts the last evaluation phase.
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Figure 3.6: Capacitor-scaled scheme. The disconnected capacitors are shown in dotted
lines: (a) sampling, ( ) 1st evaluation phase, (c) 2nd evaluation phase, and (d) 3rd
evaluation phase.
3.3.1 Practical considerations
In the proposed capacitor-shared and capacitor-scaled scheme, the load capacitance is
reduced by 50% in each successive cycle. However, the OTA is designed for the larger load
capacitance of the first evaluation phase. As shown in (2.29), to meet the settling time
requirements, gm must be scaled such that
gm ∝ CL,K (3.2)
where CL,K is the load capacitance during the Kth evaluation phase. Therefore, gm is
reduced by the same factor as the capacitors, to save power.
3.3.2 Bias current scaling
To reduce the OTA’s power as the capacitive load is reduced, one technique might be
to scale the OTA’s bias current with the capacitive load [69]. Unfortunately, scaling the
capacitive load without scaling the OTA’s input and output parasitic capacitances,Cpi and
Cpo, degrades the feedback factor and reduces the circuit’s bandwidth [73]. Referring to
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Figure 3.7, the closed-loop bandwidth, which is the product of the feedback factor, β, and
the unity-gain-bandwidth, fT, of the OTA is given by








where gm is the transconductance of the OTA and the load capacitance is expressed as
CL = Cpo +
Cu (Cu + Cpi)
2Cu + Cpi
(3.4)









In order to maximize the closed-loop bandwidth, (3.5) is differentiated with respect to Cu,




Cpi · Cpo (3.6)









This is the maximum bandwidth of a closed loop system for a fixed OTA size.
As portrayed in Figure 3.8, if the OTA is initially designed to operate at point A for the
maximum speed, reducing the number of unit capacitors by 50%, reduces the bandwidth,
primarily due to the degradation of the feedback factor.
During each cycle of data conversion, the OTA’s settling time requirements are relaxed
by a factor of (N−K+1)
(N−K) as each bit is resolved (see (2.24)). Figure 3.9 compares the OTA’s
settling time requirements and the OTA’s bandwidth, when the capacitors are scaled by
50% in each cycle. It is evident that while the OTA’s settling requirements are reduced by
a factor of (N-K+1)/(N-K), due to the reduced resolution requirements of the next cycle,
the OTA’s bandwidth reduces at a much faster rate after the first few cycles. Therefore,
somewhat surprisingly, the OTA’s bias must be increased for the later cycles to meet the
settling time requirements. Consequently, scaling the OTA’s bias current does not yield
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Cpi = Cs/2(K-1) Cpo = Cs/2(K-1)
CL = 1.67Cs/2(K-1)
Cs/2(K-1)








































Figure 3.8: Bandwidth versus capacitive load for a cascode OTA in a 130-nm CMOS
process with Ibias=7.5 µA (solid-line) and Ibias=8.5 µA (dashed-line).
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Bandwidth required to meet settling time
Bandwidth due to capacitor scaling
Figure 3.9: OTA’s bandwidth normalized to the maximum bandwidth for N=10 versus
unit capacitor size normalized to the optimum unit capacitance.
the expected power savings, when the OTA’s fixed parasitic capacitors are considered.
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3.3.3 Proposed approach: OTA’s scaling
A better approach is to design the OTA as a number of unit-OTAs. Since the load ca-
pacitors are reduced by half during each cycle, half of the unit-OTAs are powered down
and disconnected from the circuit to scale the parasitic capacitances with the load. Also,
the unit-OTAs remain optimally biased. To realize the potential power savings, the circuit
in Figure 3.6 is redesigned in Figure 3.10, by using a unit-multiplying digital-to-analog
converter (U-MDAC) approach. Each U-MDAC consists of a unit-OTA, and its associated
pair of unit capacitances.
If the OTA of Figure 3.5 has transistors widths of W, a bias current of Ib and a capac-
itor area of C, when the OTA is split into M unit-OTAs, each component (including the
compensation and common-mode-feedback capacitors) of the OTA is scaled by the 1/M.
Hence, each unit-OTA will have transistors width as W/M, a bias current of Ib/M, and
capacitor area of C/M. Consequently, each unit-OTA exhibits the same gain and band-
width as the original OTA, while consuming 1/M of the power and displaying an input
referred noise that is
√
M larger than that of the original OTA. Therefore, for some added
wiring and layout complexity, M unit-OTAs in parallel will have the same component area,
power dissipation, and input referred noise as the original OTA. Also, multiple unit-OTAs
in parallel are commonly used in analog filters and mismatches among the unit-OTAs have
not led to a notable degradation in the OTAs’ performance [74].
To illustrate the operation, a 4-bit algorithmic ADC based on four U-MDACs and eight
unit capacitors is used as an example. To perform a conversion, all eight unit capacitors
first sample the input. Then, to evaluate the first residue, half of the unit capacitors are
placed in the feedback, and the others are connected to the appropriate VREF as shown in
Figure 3.11(a). Once the residue is generated, the capacitors connected to the reference
are disconnected from the sum node, in a manner similar to that used in Figure 3.6. To
generate the second residue, half of the unit-OTAs are powered down and disconnected
from the sum node (OTAs shown in dotted lines), and their associated feedback capacitors
are connected to the appropriate VREF as shown in Figure 3.11(b). For the last evaluation
phase, the same procedure is repeated as shown in Figure 3.11(c). This capacitor-shared
technique and OTA powering down procedure is repeated for each bit of resolution. By
using this approach, the OTAs remain optimally biased (point A in Figure 3.8), and the
power is reduced by 50% in each cycle.
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Figure 3.10: U-MDAC approach.
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Figure 3.11: U-MDAC phases (the powered down OTA and disconnected wires are
represented by the dotted lines): (a) 1st evaluation phase, (b) 2nd evaluation phase, and
(c) 3rd evaluation phase.
3.3.3.1 Combined U-MDAC and the 3-caps-shared approach
In a given technology, there is a minimum size for each capacitor, Cmin. Therefore, a
pragmatic approach is to scale the capacitors for the first few cycles. After the cycles,
when scaling is incorporated, a single U-MDAC can be used to generate the remaining
bits. Because the first few cycles consume the most power, scaling the power, even only
in the first few cycles, reduces the power consumption of the ADC substantially. An
improvement is possible in the existing energy efficient U-MDAC-based design approach,
by splitting the original ADC into two stages: a capacitor-scaled and capacitor-shared
stage, and a 3-cap shared stage. Each stage generates N/2 bits in N/2 cycles, resulting in
twice the sampling speed and a lower overall power consumption with a minimal increase
in the die area.
57
CHAPTER 3. POWER REDUCTION IN ALGORITHMIC ADCS
These capacitor-scaled approaches inherently utilize the flip-around, OTA-shared and
capacitor-shared techniques as shown in Table 3.2. It is evident that the combined U-
MDAC and 3-cap-shared technique achieves more than a 90% power reduction from that
of the conventional scheme.
Table 3.2: Combining the flip-around configuration and OTA-shared technique with the





U-MDAC 0.15 0.5 0.075
Scaling 4 cycles 0.188 0.5 0.094
U-MDAC + 3-cap-shared 0.175 0.5 0.088
3.3.4 Combining the proposed techniques with phase/bias scaling
techniques
Since load reduction techniques are independent of the phase and bias current scaling
techniques, phase and bias current scaling can be incorporated into the load reduction
techniques to further enhance their energy efficiencies as listed in Table 3.3, for ideal scaling.
By incorporating the phase scaling, the conversion time is reduced to 50%, compared to
that of the OTA-shared scheme. Bias current scaling reduces the power consumption to
50% ideally. Table 3.3, which summarizes the results from Tables 3.1 and 3.2, illustrates
that bias and non-uniform clocking achieve the same energy efficiencies (the last column
of Table 3.3). Due to the added complexity of generating non-uniform clocks, the bias
scaling appears to be the preferred solution for power savings. While the table illustrates
the ideal scaling case, practical circuits, typically scale only for the first few cycles. In the
case where scaling is applied for the first four cycles, the power consumption is increased
by approximately 50%, compared to that of the ideal case.
From Table 3.3, it is seen that combining the different techniques leads to very en-
ergy efficient solutions. The U-MDAC approach, combined with a 3-cap-shared stage and
bias/phase scaling, improves the energy efficiency of an algorithmic ADC by more than
90%, compared to the conventional implementation, and more than 70%, when compared
to using the flip-around configuration and OTA-shared scheme.
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Table 3.3: Comparing energy efficiencies of the different implementation techniques of a
10-bit algorithmic ADC when combined with phase/bias scaling techniques.
Technique
Utilizing flip-around configuration and OTA-shared
Phase scaling Bias scaling
PN Tc PN Tc E
Capacitor-shared 0.25 0.25 0.125 0.5 0.094
2-cap-shared 0.2 0.5 0.1 1 0.15
3-cap-shared 0.3 0.25 0.15 0.5 0.075
Improved 3-cap-shared 0.18 0.25 0.09 0.5 0.067
U-MDAC 0.15 0.25 0.075 0.5 0.056
Scaling 4 cycles 0.188 0.25 0.094 0.5 0.07
U-MDAC+3-cap-shared 0.175 0.25 0.088 0.5 0.066
3.3.5 Estimated power savings in the presence of parasitic capac-
itance
To estimate the power consumption of the different algorithmic ADC configurations, it is
assumed that the power dissipation of an ADC is dominated by the power consumption
of the OTA. For a single pole OTA, its power consumption is proportional to its load
capacitance and bandwidth. Also, by assuming the OTA is working at its optimal point,
Cpi and Cpo match the feedback capacitor, C, (see (3.6)). Table 3.4 presents the load
capacitance of the flip-around configuration and OTA-shared technique, capacitor-shared
technique, 3-cap-shared technique, and the U-MDAC technique in Figure 3.12.
In the U-MDAC approach, both the capacitors and parasitic capacitors are scaled when
the unused OTAs are powered down. For a 12-bit ADC utilizing full scaling, the average


















when CL1 = 1.67C is the OTA’s load capacitance during the first evaluation phase as
shown in Figure 3.12(d), then
CL,avg = 0.28C (3.9)
It is well known that scaling the capacitors increases the input referred noise. Therefore,
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Figure 3.12: Load capacitance of different techniques: (a) flip-around and OTA-shared,
(b) 3-cap-shared, (c) Improved 3-cap-shared, and (d) U-MDAC’s during the Kth
evaluation phase.
the sampling capacitor size must be increased by approximately 1.5 times to compensate
for the increased noise. This increase in the load capacitance is incorporated into the total
load capacitance making it 0.42C (c.f., (3.9)).
The power savings, with respect to the conventional algorithmic implementation and
the flip-around configuration and OTA-shared scheme, is also reported in the table. It is
evident that the proposed U-MDAC approach is highly power efficient, compared to other
capacitor-shared configurations.
3.3.6 Summary
A low power technique utilizing b th a capacitor-shared technique and a capacitor-scaled
technique is proposed. The proposed technique splits the OTA into multiple unit-OTAs
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Table 3.4: Power estimates in the presence of parasitic capacitance.







Flip-around & OTA-shared 3.67C 75 -
3-cap-shared 2.67C 82 27
Improved 3-cap-shared 1.66C 89 55
U-MDAC 0.42C 97 89
operating in parallel. This technique reduces the power consumption of a conventional
algorithmic ADC implementation by more than 95%.
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3.4 Thermal Noise Analysis
In an SC algorithmic ADC, thermal noise is a vital design parameter. It is required that
the thermal noise is equal or preferably lower than the quantization noise level. In an
algorithmic ADC, noise from the MDAC dominates, and that noise is generated by two
sources: switches and an OTA. In this section, a simplified analysis of thermal noise is
presented for a capacitor-shared and capacitor-scaled algorithmic ADC.
During the sampling phase, the sampling capacitor, Cs, samples not only the input
signal but also the noise. By assuming the two capacitor of the value Cs/2, sample the





The circuit configuration during the evaluation phase is drawn in Figure 3.13. By
assuming that a single stage OTA is used, the settling time of the MDAC is determined by
the OTA’s bandwidth. It means that the switches on-resistance, Ron, is much smaller than
1/gm, where gm is the OTA’s transconductance. Therefore, the circuit’s noise bandwidth

















Figure 3.13: Noise analysis of the MDAC during the evaluation phase.
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Assume the input and output parasitic capacitance is equal to the feedback capacitor,
that is,




















For the above circuit, noise from the switches and the OTA contribute to the overall
noise. Since all the noise sources are independent of each other, superposition can be used





Sn,i(f) · |H(f)|2df (3.15)
or is simplified to
v2n,o = Sn,i(f) · |H(0)|2 ·BWnoise (3.16)
where Sn,i(f) is the power spectral density (PSD) of the noise source, |H(0)| is the noise
gain from the noise source to the output at DC, and BWnoise is the equivalent noise
bandwidth.
The PSD of switches computed by using
Sn,R1(f) = Sn,R1(f) = 4kTRon[V
2/Hz] (3.17)
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The noise gain of different noise sources to the output at DC is given as
|HR1(0)| =
∣∣∣∣−CsCs
∣∣∣∣ = 1 (3.19)
|HR2(0)| = 1 (3.20)
|HOTA(0)| =
∣∣∣∣3CsCs
∣∣∣∣ = 3 = 1β (3.21)








Therefore, the total noise at the output at the end of the first evaluation phase is











· β · gm
4CL
(3.23)








where CL = 5Cs/6. In the next evaluation phase, all the capacitors are scaled by a factor of
two, including the parasitic capacitance. This arrangement will keep β constant. Moreover,
the OTA, designed as a number of unit-OTAs, are scaled by half, reducing the overall gm
by a factor of two. Scaling gm with the scaled capacitors with the same ratio keeps the
noise bandwidth constant (see (3.22)). There are two noise contributors to the output,
v2no,2: noise from the previous cycle, and noise from the OTA.
Since the stage’s time constant is much smaller than the settling time of the stage, the
charge from the previous cycle disappears at the end of this evaluation phase. Therefore,
only the OTA’s noise will contribute to the overall noise. The OTA’s noise doubles in every
cycle, because of the reduction in the gm without the reduction in the noise bandwidth of







The noise increases in each cycle during the whole conversion process and can be written
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as






where K is the current evaluation phase.
Therefore, the total noise contribution through the whole conversion is determined by















· 2 + 1
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where nf is the noise factor. The value of nf depends on the capacitor scaling ratio, circuit
configurations, and the OTA’s topology. This is the total integrated noise at the input of
capacitor-shared and capacitor-scaled algorithmic ADC.
3.5 Low Power Limit of OTA-Based Capacitor-Shared
and Capacitor-Scaled Algorithmic ADC
In this section, a low power limit of OTA-based capacitor shared and capacitor scaled
algorithmic ADC is presented. The low power limit is set by the settling time constraints
of the OTA. The settling time requirements depend on the load capacitance, and the
load capacitance is proportional to the sampling capacitor sizes. The size of the sampling
capacitors is dictated by the accuracy requirements of the ADC. The goal of this exercise is
to develop a relationship between the power dissipation and the resolution of the proposed
capacitor-shared and capacitor-scaled algorithmic ADCs.





where VFS is the ADC’s signal swing and N is the ADC resolution. For an ADC to take
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advantage of the given resolution, the input referred thermal noise must be equal to (or
probably greater than) the quantization noise of the ADC1. Assuming the input referred
thermal noise is




where Cs is the input sampling capacitor and nf incorporates the noise from the OTA
and noise increase due to capacitor scaling. According to (3.27), nf = 3.5. Therefore, by











12kT · nf · 22N
V 2FS
(3.30)
This is the minimum capacitor size required for the ADC’s SNR to be acceptable at the
N-bit level.
To estimate the low power limit of a capacitor-shared and capacitor-scaled algorithmic
ADC, it is assumed that the power dissipation of an ADC is dominated by the power
consumption of an OTA [75, 76]. Assuming a single pole OTA, from (2.18), OTA’s gm is
given as
gm =




(gm/ID) · ID =
(N-K+1) · ln 2 · CL,K
β · Tset
(3.32)
This gm yields the minimum supply current ID as,
ID =
(N-K+1) · ln 2 · CL,K
β · Tset · (gm/ID)
(3.33)






1A lower thermal noise compared to the quantization noise is very costly in terms of power consumption,
whereas, a higher thermal noise sets the lower limit of the overall signal-to-noise ratio (SNR). In practical
ADCs, the difference between the stated bit and effective number of bits (ENOB) is 1.43 [72]
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Cpi = Cs/2(K-1) Cpo = Cs/2(K-1)
CL = 1.67Cs/2(K-1)
Cs/2(K-1)
Figure 3.14: Kth evaluation phase of the U-MDAC stage.
Consequently, the power consumption of the cycle, while resolving the Kth bit is given as
PK =
N · (N-K+1) · ln 2 · CL,K · fs · VDD
β · (gm/ID)
(3.35)
Therefore, the OTA’s power consumption is proportional to its load capacitance, ADC
resolution squared, sampling speed, supply voltage, and biasing conditions.
The Kth evaluation phase of the U-MDAC stage is reflected in Figure 3.14. Assuming
the input parasitic, Cpi, and output parasitic, Cpo capacitors are equal to Cs. Cs is the
sampling capacitor size which is dictated by the kT/C noise. It is a well known that
capacitor scaling increases the input referred noise [31]. Therefore, to incorporate the 50%
scaling, the sampling capacitor sizes must be increased by
√
2. The sampling capacitor














where the factor, 1
2K−1
, is due to the scaling of capacitors, the load capacitance during the
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2 · nf · kT · 22N
2(K-1) · V 2FS
(3.38)




2 · nf · kT · ln 2 · N · (N-K+1) · 22N-K+1 · fs · VDD
V 2FS · (gm/ID)
(3.39)
This is the total power of the algorithmic stage during each Kth cycle. As a result, the








This is the theoretical limit on the power consumption of an OTA-based capacitor-shared
and capacitor-scaled algorithmic ADC. It is noteworthy that this power dissipation bound
is valid only for the circuits that require complete settling and are not dependant on static
errors, caused by OTA’s gain and capacitor matching requirements. Although the OTA’s
gain and mismatch requirements increases the power dissipation of the OTA, however
meeting gain and mismatch requirements are not fundamentally necessary, because the
accuracy can be compensated by the digital calibration [52,53,66].
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3.6 Design Procedure of U-MDAC Algorithmic ADCs
A generic design procedure for U-MDAC-based algorithmic ADCs is introduced here. The
goal of this design procedure is to provide a step-by-step procedure to determine the
circuit parameters such as transistors widths and lengths and bias currents, for the given
ADC’s resolution and sampling frequency. The design procedure employs the foundry
provided device models, while making use of transconductance-current-ratio (gm/ID)-based
methodology and optimizes for power consumption.
The design procedure is as follows:
• Determine the number of cycles and unit capacitor (Cu) size from the thermal noise
requirements and minimum capacitor size for a given technology.
• Based on the optimal bandwidth condition, input transistor sizes are determined by
using the devices’ extracted parameters.
• Based on the settling time requirements, the bias current, and hence, power dissipa-
tion of a U-MDAC is calculated. This closed form power equation depends on the
circuit parameters and biasing conditions.
• Power consumption of the entire ADC is determined.
Step 1: Determining the number of scaling cycles and unit capacitor
size
The design of a U-MDAC-based algorithmic ADC requires that the capacitors are scaled
in successive cycles. For the ideal case, when the capacitors are scaled down till the last
conversion cycle, Cs can be divided into 2N Cus. Therefore, in case Cs is scaled for N-cycles,
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In practical ADCs, Cs is scaled for the first few cycles. Therefore, in the case where Cs is





12kT · nf 2(2N−4)
V 2FS
(3.42)
Table 3.5 presents Cs, Cu,N−cycles and Cu,4−cycles for the different values of N with nf = 6.
It can be seen that for the case when full scaling is employed, Cu has very small values,
and hence, impractical to implement. Also, for the case of the fixed number of scaling, the
size of Cu can lead to power inefficient solutions.
Table 3.5: Unit capacitor size for full scaling and scaling the first four cycles when nf = 6
and VFS = 1.5 V.
N [bits] Cs[pF ] Cu,N−cycles [fF] Cu,4−cycles [fF]
8 0.009 0.003 0.54
10 0.139 0.135 8.68
12 2.221 0.542 138.9
14 35.562 2.171 2222.6
16 569 8.682 35562.3
In a given technology, there is a minimum size for each capacitor, Cmin. Therefore,











where Jint is equal to J rounded to the nearest integer such that Jint ≤ J . Jint and Cu
for different ADC resolutions, are listed in Table 3.6. For a 12-bit ADC with Cmin as 60
fF, Jint is estimated to be 4 and Cu as 69.5 fF. Therefore, the ADC resolution, N, and the
minimum capacitor size for a given technology, Cmin, set the number of scaled cycles, Jint,
and unit capacitor size, Cu.
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Table 3.6: Unit capacitor size for the optimal number of cycles (nf = 6).
N [bits] Cs[pF ] Jint Cu for scaling Mint-cycles[fF]
8 0.009 - -
10 0.139 - -
12 2.221 4 69.5
14 35.562 8 69.5
16 569 12 69.5
Step 2: Determining the input transistor sizes
The unit-OTA, along with the associated Cu, during the evaluation phase is shown in

























Cpi = Cs/2(K-1) Cpo = Cs/2(K-1)
CL = 1.67Cs/2(K-1)
Cs/2(K-1)
Figure 3.15: MDAC during the evaluation phase.
The output capacitance, Cpo, is the sum of the drain capacitance of the transistors and
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capacitance due to the SC common mode feedback (CMFB) circuit, that is,
Cpo = Cdd + CCMFB (3.45)
where Cdd is the parasitic drain capacitance and CCMFB is the capacitors used in the
CMFB circuit. It is assumed that CCMFB = Cu/ζ, where ζ is the ratio of unit capacitor
to the CMFB capacitor, and Cdd = Cpi/α, where α can be extracted from the device’s
characteristics.
It can be seen from (3.7), the maximum bandwidth is the function of input and output
parasitic capacitance. And from (3.6), the input and output parasitic capacitance depends

























, is plotted in relation to Cpi
Cdd
for the different values of ζ = Cu
CCMFB
in Fig-
ure 3.16 The factor, α(= Cpi
Cdd
), is extracted from device’s characteristics simulation for the
different lengths. For a 130-nm CMOS process, α is plotted for different device’s lengths as
depicted in Figure 3.17. Since Cpi is proportional to the width, W, of the input transistors,
W can be determined, providing the desired input and output parasitic capacitances.
Consequently, the input transistors’ widths are determined by taking into consideration
the size of Cu. Since gm ∝ Cpi, therefore, the design strategy should minimize the CCMFB
and maximize the input parasitic capacitance.
Step 3: Determining the bias current
The required OTA’s closed loop bandwidth during the Kth evaluation phase, given in (2.18),
and is repeated here for convenience such that
f3dB = N(N −K + 1) · ln(2) · fs (3.48)
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for the different values of ζ = Cu
CCMFB
This required bandwidth must be equal to the maximum bandwidth given in (3.7). Con-
sequently,
gm
2Cpo + Cpi + 2
√
CpiCpo
= N(N −K + 1) · ln 2 · fs
=⇒ gm = N(N −K + 1) · ln 2 · fs ·
(




= N(N −K + 1) · ln 2 · fs · χ (3.49)
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Figure 3.17: α versus different NMOS’s lengths for a 130-nm CMOS process.
where χ =
(




. By rearranging (3.49), the required bias current is




· ID = N(N −K + 1) · ln 2 · fs · χ
=⇒ ID =
N(N −K + 1) · ln 2 · fs · χ
(gm/ID)
(3.50)
Therefore, the power consumption of each U-MDAC stage is determined by using
PUMDAC = IDVDD =
N(N −K + 1) · ln 2 · fs · χ · VDD
(gm/ID)
(3.51)
Consequently, the power consumption of the U-MDAC as given in (3.51) depends on the
device parasitic capacitance and the bias conditions. The choice of gm/ID is based on the
operating region and the device’s intrinsic unity gain bandwidth. For N=12, fs=10 MS/s,
VDD=1.5 V, χ = 400 fF, and (gm/ID) = 20, the power consumption of an U-MDAC is
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equal to 20 µW.
In a cascode OTA, the non-dominant pole is usually about fnd = fT/5, where fT is the
intrinsic unity gain frequency of the transistor. Also, for the optimum settling, a phase
margin of about 700 is required [77]. This sets the ft of the OTA to approximately fnd/3.
Thus, an OTA with ft requirements of 1 GHz, requires that the fT of the input transistors
be more than 15 GHz. Therefore, for a single stage OTA, the largest value of gm/ID should
be chosen such that fT is about 15-30 times more that the required ft of the OTA. For a
two-stage OTA, the largest value of gm/ID should be chosen such that fT is about 50-80
times more that the required ft of the 2-stage OTA [78].
Step 4: Determining the power consumption of the whole ADC
In the proposed design, an algorithmic ADC is split into a number of U-MDACs. These
U-MDACs are successively scaled down by half for the number of cycles, J, whose value is
given by (3.43). Since the number of scaled cycles is less than or equal to the total number
of cycles to perform the complete conversion, the last U-MDAC stage can be used in the















The first term integrates the power consumed in each scaled cycle, and the second term
sums up the power during the cycles when only one U-MDAC is used to generate the
remaining bits.
For an ADC resolution of 12-bits and the number of scaled cycles J=4, the power
consumption of a capacitor shared and capacitor scaled ADC is about 3× PUMDAC .
This is the total power consumption of an U-MDAC-based algorithmic ADC. It is
noteworthy that this power dissipation bound is valid only for the circuits that require
complete settling and are not dependant on the static errors caused by OTA’s gain and
capacitor matching requirements.
75
CHAPTER 3. POWER REDUCTION IN ALGORITHMIC ADCS
3.7 Summary
In this chapter, two low power techniques are proposed. One technique improves the ex-
isting capacitor-shared techniques to further reduce the power consumption of algorithmic
ADCs. The other new technique utilizes capacitor-shared, capacitor-scaled, and switched-
OTA schemes to reduce the power consumption of algorithmic ADCs. These techniques
reduce the power consumption of conventional algorithmic ADCs considerably.
An analysis of the thermal noise in the proposed capacitor shared and capacitor scaled
scheme is also conducted. The low power limits of the OTA-based capacitor-shared and
capacitor-scaled algorithmic ADCs is determined. A detailed design procedure for a U-
MDAC-based algorithmic ADC is introduced as well.
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Design Of The Experimental ADCs
Two prototype ICs are designed and fabricated in a 130-nm CMOS process. One pro-
totype, a 10-bit 5 MS/s algorithmic ADC, demonstrates the concept of the 3-cap-shared
technique. The other prototype, a 12-bit 10 MS/s algorithmic ADC, proves the feasibil-
ity of the capacitor-shared and capacitor-scaled technique and demonstrates its low power
advantages. This chapter provides the design details of these prototype chips.
4.1 Design Considerations
The typical ADCs’ specifications are the SNR, accuracy, and linearity. These specifications
dictate the design requirements of its building blocks. The ADC’s SNR, which is dominated
by the circuit’s thermal noise levels, dictates the size of the sampling capacitors. The
accuracy requirements sets the OTA’s gain and minimum capacitor size due to the matching
constraints. The ADC’s linearity is determined by sampling switches’ linearity and OTAs’
signal swing. Another key ADC requirement is the comparators’ offset, which determines
the size of input transistors of the comparators’ block.
The design considerations of the building blocks of an N-bit SC-based algorithmic ADC
are explained in Chapter 2 and 3, and are summarized in Table 4.1.
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CHAPTER 4. DESIGN OF THE EXPERIMENTAL ADCS
4.2 10-bit 5 MS/s Algorithmic ADC
In this thesis, a 10-bit 5 MS/s algorithmic ADC is designed in a 130-nm CMOS process. The
single-ended version of the implemented 3-cap-shared stage and their clocks are illustrated
in the Figure 4.1(a) and (b), respectively. During φs, C1 and C2 sample Vin. To generate
the first residue, C1 is connected to the DAC reference and C2 is connected in the feedback.
This generated residue is sampled by C3 and the same residue voltage is also held across the
feedback capacitor, C2. Therefore, the conversion is performed by keeping C2 connected in
the feedback, whereas C1 and C3 swap their roles during the φo and φe phases. The design
criteria for different circuit blocks are as follows.
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Figure 4.1: Single-ended implementation of a 3-cap-shared stage: (a) SC implementation
and (b) clocks.
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The switch sizes are dictated by the on-resistance and linearity requirements. Input
sampling switches are designed as bootstrapped ones to achieve a high linearity. The
switches connected to the OTA’s output are gate boosted, and all the switches, connected
to the sum node, are simple NMOS switches.
For a 10-bit ADC, the sampling capacitor size is given by (4.1). For nf=5 and VFS =
1.5 V, Cs must be greater than 115 fF. Therefore, a Cs of 120 fF is chosen in this design.
According to (4.2), the OTA’s loop gain, A0 ·β, ≥ 60 dB and from (4.4), the OTA loop
bandwidth must be greater than 55 MHz. The OTA, as shown in Figure 4.2, is designed
as a gain-boosted cascode OTA [81], with a symmetric loading SC common-mode-feedback
(CMFB) [82]. The booster OTAs are implemented as simple folded cascode OTAs.
The chip layout in Figure 4.3 occupies an area of 500 µm x 500 µm.
4.2.1 Simulation results
The ADC is designed by using the IBM 130-nm CMOS process with the MIM capacitor
option. The ADC is designed and fully simulated in Spectre, and its post-layout FFT
is plotted in Figure 4.4. It is fully functional, verifying the suitability of the proposed
technique in algorithmic ADCs. Table 4.2 lists the simulation results.








Power (P) 150 µW
FOM (=P/(fs · 2ENOB) 60 fJ/conversion-step
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Transistor W (um) L (um) gm Id gm/Id
M1 0.85 0.18 72 3.52 20.45455
M2 0.85 0.18 73.8 3.52 20.96591
M3 2.55 0.18 60.45 3.52 17.1733
M4 2.55 0.18 58.48 3.52 16.61364
Vbn Vbn
Vbp Vbp
Figure 4.2: Schematic of the OTA.
4.2.2 Testing
A 2-layer FR4 PCB is designed to test the prototype IC in Figure 4.5. Ninety percent
of the bottom layer is dedicated to the ground plane. During the chip testing it is found
that some vias, connecting one pad (pad -Vref) to the chip core, are missed in the layout.
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Figure 4.3: Chip layout.
Therefore, measurement cannot be taken.
4.2.3 Summary
A 10-bit 5 MS/s algorithmic ADC is designed in a 130-nm CMOS process to validate the
3-cap-shared low power technique. The simulations results indicate that the implemented
ADC has a FOM of 60 fJ/step. In practical case, power supply noise, cross talk from the
adjacent signals and other issues that can not be captured in simulations might reduce the
FOM a bit.
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512 point FFT plot of the ADC
Figure 4.4: 512-point post-layout FFT of the 10-bit 5 MS/s Algorithmic ADC, where fin
= 517.57 kHz.
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Figure 4.5: PCB layout of the top layer.
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4.3 12-bit 10 MS/s Algorithmic ADC
The objective of the prototype ADC is to design a 12-bit ADC sampling at 10 MS/s and
consuming low power, while using the proposed U-MDAC approach. In this section, the
design of the implemented ADC is explained at system, architectural and circuit levels.
Then, the simulation details and results of the measurements are discussed.
4.3.1 System level
At the system level, the sampling capacitor size and number of scaling cycles are deter-
mined. The sampling capacitor, as given in (4.1), must be greater than 1.875 pF for nf=5
and Vfs=1.5 V. Therefore, Cs is chosen to be 2 pF.
The 3-sigma percentage mismatch of identical MIM capacitors for the 130-nm CMOS









where MA =4 and MW=1, and W and L are given in µm. Based on the mismatch data
provided by the foundry, matching comparable to 12-bit accuracy is possible [84].
In the chosen 130-nm CMOS process, the minimum MIM capacitor size is 60 fF. Based





Consequently, 16 U-MDACs are required to be incorporated in four scaling cycles. Since
this U-MDAC technique is combined with the 3-cap-shared technique, after six phases
(including the sampling phase) the residue is transferred to the next stage, a 3-cap-shared
stage, to generate the remaining six bits.
The implementation details are denoted in Figure 4.6. During phase-1, the input is
sampled, and the first residue is evaluated during phase-2. At the end of phase-2, eight
of the U-MDACs are powered down. During each successive phase, half of the remaining
U-MDACs are powered OFF and disconnected from the circuit. During phase-6, a single
U-MDAC generates the residue which is sampled by the second stage. The second stage
generates the remaining six least significant bits (LSBs). One of the main block of the
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1 5 9 13
2 6 10 14
3 7 11 15
4 8 12 16











U-MDACs powered down 
at the end of phase-2
phase-3 phase-4
phase-5
Residue transfer during 
phase-6
phases 1 2 3 4 5 6 7 8 9 10 11 12
Figure 4.6: Implementation of a 12-bit algorithmic ADC.
implemented ADC is the digital state machine (DSM). The DSM generates the required
clock phases to operate the circuit as intended. The complete Spectre schematic of the
whole ADC is provided in Appendix Figure A.8.
4.3.2 Architectural level
At the architectural level, the design of an individual U-MDAC is discussed. A single-ended
SC implementation of an U-MDAC is shown in Figure 4.7. The stage is similar to that
in Figure 2.21 without the explicit load capacitors, C3 and C4, and some extra switches.
The operation of a generic stage is as follows. During φ1, the input is sampled on both
capacitors. During φ2, Cs is connected to the appropriate reference. During φf,i, Cf is
connected to the OTA’s feedback to generate the residue, where i is the current evaluation
phase. Once the residue is generated, Cf is disconnected from the OTA’s output. During
φi+1, Cf gets connected to the DAC output, and the DSM generates φpd,i to power down
the OTA and disconnect its input capacitance from the sum node. At the end of φi+2, the
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Figure 4.7: Single-ended U-MDAC’s implementation.
DSM generates φsn,i to disconnect the sum node of that particular U-MDAC stage from
other stages’ sum nodes.
A detailed schematic of 16 U-MDACs is signified in Figure 4.8, and the associated clock
phases are shown in Figure 4.9. The layout of the U-MDAC is shown in Figure A.9.
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Figure 4.8: Schematic of a 16 U-MDACs’ circuit.
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Figure 4.9: Clocks for 16 U-MDACs’ circuit.
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The 16 U-MDACs are divided into five banks: Bank-1, Bank-2, Bank-3, Bank-4 and
Bank-5 with 8, 4, 2, 1, and 1 U-MDACs, respectively. During φ1, all the capacitors sample
the input. During φ2, all Cs capacitors are connected to the DAC reference, VDAC,1. At
the same time, all the Cf capacitors are connected to their respective unit-OTA’s output.
At the end of φf,1, all the unit-OTAs of Bank-1 are powered down and disconnected from
the sum node. During φ3, all Bank-1 Cf capacitors are connected to the DAC reference,
VDAC,2, whereas all Cf capacitors of the rest of the banks remain connected to their unit-
OTA’s output . Once the residue voltage is generated, the sum nodes of Bank-1 U-MDACs
are disconnected from the other U-MDACs banks at the end of φsn,1. The same process is
repeated for the rest of the banks.
4.3.3 Circuit level
At the circuit level, the design criteria and transistor level details of each building block of
an U-MDAC are presented. These building blocks are switches, OTAs, comparators, DSM,
and the 3-cap-shared 2nd-stage. The complete layout of the U-MDAC stage is presented
in Appendix Figure A.9.
4.3.3.1 Switches
There is a wide variety of switches available in the 130-nm CMOS process used for fabri-








Figure 4.10: Test bench for simulating the THD of switches.
The total harmonic distortion (THD) of different switches for the single-ended and
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differential modes are shown in Table 4.3 for W=500 nm and L=120 nm. The input
frequency is 1.006 MHz, and a sample rate of 10 MHz is used to generate 1024-points
FFT.
Table 4.3: Comparison of THD of various simulated switches at input frequency of 1.006
MHz and a sample rate of 10 MS/s.
Switch THD (SE) [dB] THD (Diff) [dB]
NFET -15.9 -36.66
Thick-oxide NFET -17.7 -43.54
Transmission gate -54.04 -74.16
Gate-boosted NFET -77.88 -81.4
Bootstrap NFET -81.33 -87.33
Bootstrap Thick-oxide NFET -100.9 -107.7
To achieve a high linearity, bootstrapped input sampling switches [44, 49] are chosen.
The switches connected to the op amp’s output are gate boosted switches, and all the
switches connected to the sum node, are simple NMOS switches. Bottom plate sampling
is selected to eliminate the charge injection errors of the switches.
4.3.3.2 Unit-OTA
The unit-OTA is the most significant active block in the U-MDAC. There are two primary
design requirements of an OTA: a high gain to achieve the desired accuracy, and a high
speed to settle to the desired accuracy within a given settling time. As given in (4.2), the
OTA loop gain, A0 · β, must be greater than 72 dB and from (4.4), and for Tset=16ns, the
OTA loop bandwidth has to be greater than 85 MHz.
The cascode OTA exhibits one dominant pole, and has higher frequency capabilities
than those of other topologies. Moreover, it consumes lower power and exhibits less noise.
However, cascode OTA are limited by their output swing capabilities. In order to obtain
the desired gain from a cascode amplifier, gain boosting is typically employed. Therefore,
to meet the high gain requirement, the OTA, shown in Figure 4.11, is designed as a gain-
boosted cascode amplifier [81].
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Transistor W (um) L (um) gm Id gm/Id
M1 0.85 0.18 72 3.52 20.45455
M2 0.85 0.18 73.8 3.52 20.96591
M3 2.55 0.18 60.45 3.52 17.1733




























Figure 4.11: Schematic of the OTA with a switched biasing scheme. During φpd the
cascode transistors are turned OFF.
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Booster amplifiers in a closed-loop can cause stability issues and introduce pole-zero
doublets. However, the following conditions ensure that the slow settling, due to pole-zero
doublets and stability issues, can be avoided [81] by using
β · fT < fT,booster < fp2 (4.10)
where fT is the unity gain bandwidth (UGBW) of the gain-boosted OTA, fT,booster is the
UGBW of the booster OTA, and fp2 is the second pole of the gain-boosted OTA.
To achieve the desired power savings, the OTAs must be turned OFF during their idle
period. They are powered down by using the switched-bias technique or the switched-
current technique. In the former technique [33], the highly capacitive current source nodes
of an OTA are switched between the bias voltage and supply/ground voltage. This tech-
nique has the advantages of a very fast turn OFF time and significantly low leakage power
wastage, but they are prone to a very high turn ON time. In the switched-current tech-
nique, the OTAs are powered down by disconnecting the current path between the power
supply and ground. This is achieved by switching the booster OTA’s outputs to the appro-
priate supply such that all the cascode transistors are OFF, as illustrated in Figure 4.11.
The disadvantage is that the tail transistors remain connected to the bias voltage, even
during the OFF phase. Hence, the bias node suffer little variations compared to the case
of the switched-bias technique in Figure 4.12. The switched-current scheme has a faster a
turn ON time, compared to that of the switched-bias approach as shown in Figure 4.13.
The booster amplifiers are implemented as simple folded cascode OTAs. The folded
cascode topology is selected in order to have a good input common mode range. Single-
ended boosters are chosen in order to keep the layout of the OTA symmetric, and also
to avoid a CMFB circuit. However, this arrangement increases the area of the overall
ADC. These booster amplifiers consume approximately 5 µW of power. The schematic of
booster OTAs is drawn in Figure 4.14 The input transistors are laid out in a common-
centroid fashion. The device sizes are presented in Appendix Section A.4.
The loop gain and loop phase of the layout parasitic extracted unit-OTA are illustrated
in Figure 4.15. The loop gain is around 100 MHz and the phase margin more than 800.
Each unit-OTA consumes about 37.5 µW of power.
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Bias node of switched−current OTA
Bias node of switched−bias OTA
Figure 4.12: Variations of the bias nodes during the OTA’s turn ON and turn OFF.






















Output step of a switched−current OTA
Output step of switched−bias OTA
Figure 4.13: OTA’s turn ON timings.
4.3.3.3 Comparator
A comparator is one of the principal blocks of an algorithmic ADC, where the operation of a
comparator is synchronized with the evaluation phase. At the end of each evaluation phase,
the residue is sampled by the comparator. The residue is compared with the reference
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Transistor W (um) L (um) gm Id gm/Id
Mn1 0.6 0.18 14.91 0.866 17.21709
Mn2 0.16 0.24 18.02 1.19 15.14286
Mn3 0.16 0.36 7.16 0.324 22.09877
Mn4 0.25 0.18 5.6 0.324 17.28395











Transistor W (um) L (um) gm (uA/V) Id (uA) gm/Id
Mp1 0.24 0.24 17 0.828 20.5314
Mp2 0.16 0.48 7.1 0.352 20.17045
Mp3 0.16 0.48 7.3 0.352 20.73864
Mp4 0.16 0.18 5.22 0.352 14.82955



















Figure 4.14: Schematic of booster amplifiers: (a) N-booster and (b) P-Booster.
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Figure 4.15: Loop gain |A0β| and phase of the OTA.
voltage to make the decision. This comparison is followed by the latching of the comparator
for the remainder of the clock phase.
Typically, the requirements of a comparator are speed, low input referred offset, low
kickback noise, low input capacitance, and low power consumption. Since the comparison
and latching must occur within the evaluation phase, the time taken by the comparator to
make a decision directly reduces the time allowed for the OTA to settle.
In an algorithmic ADC employing digital correction, a comparator offset of ±VREF/4
can be tolerated (see (4.7)). The comparators have not only static offsets, but also dynamic
offsets. Such offsets are due to the mismatch in the load capacitance at the output nodes.
In high speed comparators, the dynamic offsets are much larger than the static offsets. A
capacitive imbalance of 1 fF at the output nodes can lead to the input referred offset of
several tens of millivolts [85]. One way to reduce the offsets is to use pre-amplifiers. They
reduce the input referred offsets by the pre-amplifier gain.
One of the major issues in a latched comparator is its kickback noise. In the latch
stage, the positive feedback regenerates the residue into a full-scale digital output. These
97
CHAPTER 4. DESIGN OF THE EXPERIMENTAL ADCS
large voltage swings can couple into the input nodes through the parasitic capacitances.
Since the circuits driving the input nodes of the comparator do not have a zero output
impedance, the kickback charge can generate glitches at the input nodes, disturbing the
operation of the comparator. The fast and power efficient comparators, especially dynamic
comparators [86–88], generate more kickback noise [89]. The easiest and most common so-
lution for the kickback noise reduction is to use a pre-amplifier at the expense of increasing
the power consumption.
Because OTAs directly drive the comparators during the evaluation phase, the input
capacitance of the comparator directly adds up to the load capacitance of the OTAs. The
input capacitance is determined by the area of the sampling transistors. By rearranging
(4.7), the area of the input transistors is written as












For the chosen 130-nm CMOS process, Avt = 13.5 mV/µm and Aβ = 0.5%µm. Therefore,
for Vref=750 mV and (gm/ID) = 20, the transistor area must be greater than 0.4µm2.
Hence, if L = 0.48 µm then W ≥ 833 nm. In the design, transistors’ width is chosen to be
1 µm. The comparator’s device sizes are listed in Appendix Section A.4.
Figure 4.16 is a schematic of the implemented comparator. This comparator, which
follows the basic structure presented in [90], has the benefits of being high speed, low offset,
low kickback noise, and low input capacitance. The comparator consists of a pre-amplifier,
followed by a latch stage, and eventually a set-reset (SR) flip-flop (FF). The SR FF holds
the output of the latch when it is in the reset mode.
The pre-amplifier is beneficial in many ways, including amplifying the input signal,






where gm,1 and gm,3 are the transconductance of the input, and gm,6 is the transconductance
of the load transistor, respectively. In the implementation, the gain of the pre-amplifier is
chosen to be around eight large enough to suppress the dynamic offset in the latch.
The operation of the latch is as follows. During the reset phase, φlatch = 1, the output
nodes of the latch are set at VGS of M14 and M15. During the regeneration phase, φlatch
goes low, M13 turns OFF pulling the output nodes down because of the charge injection.
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Pre-amplifier Latch SR flip-flop












Figure 4.16: Comparator schematic.
Then, depending on the input voltage, one of the output nodes reaches the supply rail,
whereas the other goes to the ground. Depending on the latch output, the SR FF modifies
its output. After the regeneration phase, the latch resets such that SR FF keeps the output
of the latch for the rest of the evaluation phase. The gain of the latch during the reset in
Figure 4.17, is written as

















for the latch to act as an amplifier during the reset phase.
During the regeneration phase,
Vo(t) = Vin(t = 0)Av1Av2 · et/τ (4.14)
where τ = CL/gm,8.
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Figure 4.17: Simplified schematic of the latch.
The total input referred offset of the comparator is given by
Vos =
√
V 2os,1−2 + V
2
os,3−4 +

















where the matching of input differential pairs directly affects the input referred offset
of the overall comparator. Monte Carlo analysis can be performed to extract the static
offsets. However, devices are large and mismatch would be relatively small. The devices’
offset information is presented in the design manual of the technology used for implemen-
tation [83].
During the layout, care is taken to make the layout as symmetric as possible to avoid any
systematic offset. Input differential pairs are laid out in the common-centroid fashion, and
dummy transistors are added to maintain the same surroundings around each transistor’s
finger, as shown in Fig 4.18. The complete layout of the comparator is provided in Appendix
Figure A.11.
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M1 M2 M3 M4
+Vref/4
Dummies
Figure 4.18: Common-centroid layout of the comparator’s input differential pair with
dummies.
4.3.4 2nd stage design
The requirements for the OTA in the second stage are substantially reduced, compared
to those of the first stage. For this stage, an accuracy of only six-bits is required. This
relaxes the OTA’s loop gain requirements to approximately 30 dB which is met with a
simple cascode OTA. The second stage’s OTA is similar to the one in Figure 4.11 without
the booster amplifiers. As a result, the power dissipation of this OTA is significantly lower
than that of the first stage’s OTA. For this stage, a unit metal-over-metal capacitor size of
30 fF is adopted to further reduce the power requirements. The vertical natural capacitor
(VNC) are used as the 30 fF capacitors. The loop gain and phase of second stage OTA is
shown in Figure 4.19. The total power consumed by this stage is 30 µW. The layout of
the said stage is depicted in Appendix Figure A.10.
4.3.5 Clock generation
To operate the ADC as intended, different clock phases are generated. The clock generation
circuit is designed by using Verilog HDL and simulated in ModelSim. The verilog code
is synthesized to generate the schematic in Figure 4.20. The schematic is mapped into
cadence schematic by designing the logic cells in a 130-nm CMOS process.
Figure 4.21 portrays the different clock phases generated from the main clock. Non-
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Figure 4.19: Loop gain |A0β| and phase of the second stage OTA.
overlapping phases are generated in order to avoid any charge leakage, as indicated in
Figure 4.22. The overlap time is chosen to be around 300ps, as shown in Figure 4.23.
These clock phases turn ON and OFF different U-MDACs at the appropriate times in
order to save the power consumption. The clock generation circuit consumes around 180
µW of power.
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Figure 4.20: Schematic of clock generation circuit.
103















































Figure 4.21: Six clock phases.
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Figure 4.22: Non-overlapping clock generator.
























Figure 4.23: Non-overlapping time between φ1 and φ2.
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4.3.6 Simulation results
Simulations of the prototype ADC are required to prove the feasibility of the newly de-
veloped low power technique by including all the building blocks at the transistor level.
The ADC is implemented in a 130-nm CMOS process with a metal-insulator-metal (MIM)














Figure 4.24: Chip layout of the algorithmic ADC.
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The simulated power consumption of each block is summarized in Table 4.4.
Table 4.4: Power consumption of different blocks of the simulated ADC.
Design block Power Consumption (µW)
Core ADC 315
OTA + local biasing 37.5 + 15 = 52.5
2nd stage 30
Global biasing 150
sub-ADCs 2x 60 = 120
DSM 180
Total 1035
It is evident that the chip consumes approximately 1 mW of power, including the digital
clock generation circuitry. The core ADC consumes approximately 350 µW, digital clock
circuitry consumes 180 µW, 120 µW is consumed by the four comparators, and the local
and global biasing consumes approximately 400 µW.
The current profile of the core ADC is depicted in Figure 4.25. It is evident that the
current reduces in successive cycles, as the unit-OTAs are powered down. The dashed-line
indicates the current consumption in case the OTAs are not switched OFF. The average
current consumption of the U-MDAC implementation is represented by the dashed-dot-line
in the figure. In this particular current profile, it is shown that the OTAs are active during
the sampling phase, however, in the actual implementation the time when the OTAs turn
ON during sampling phase is digitally controlled. Therefore, a lower average current is
expected, when OTAs remain OFF during most of the sampling phase. The reason of
turning ON the OTAs during the sampling phase is to allow sufficient time for CMFB
settling, before the evaluation phase.
With the input frequencies of 528.8 kHz and 4.59 MHz input at 10 MS/s, a 256-point
FFT is shown in Figure 4.26.
The performance of the ADC is summarized in Table 4.5. Table 4.6 shows the perfor-
mance comparison of the proposed ADC and recently published algorithmic ADCs. The



















Current in the conventional 
implementation case
Average current in the 
U-MDAC case
Figure 4.25: Current profile of the core ADC.
where ENOB is the effective number of bits.
The estimated power savings comes from inter-cycle capacitor and OTA scaling, and
capacitor sharing. Compared to the conventional techniques, the power consumption in
the proposed ADC is reduced by 50% in each subsequent cycle. If noise is neglected and











+ · · · = 2
N
(4.17)
for an N-bit ADC. Unfortunately, interstage scaling increases the input referred noise by√
2. Therefore, 70% power savings are expected due to the capacitor scaling. Also, capaci-
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Power (P) 1 mW
FOM (=P/(fs × 22ENOB) 0.02 fJ/conversion-step2
tor sharing reduces the load capacitance and hence the power consumption further by 50%.
Therefore, 85% power reduction is expected with compared to the flip-around configura-
tion and OTA-shared technique, and more than 90% when compared to the conventional
technique.
Table 4.6: Comparison the FOM of recently published algorithmic ADCs.
Ref. P (mW) fs (MS/s) Res. FOM (fJ/step2)
[2] 0.09 2 10 0.04
[13] 2.3 1 10 2.19
[26] 15.8 14 10 1.1
[42] 10 1.5 11 1.58
[55] 15 10 9 5.72
[69] 2.85 20 11 0.04
[29] 6.9 50 9 0.55
[91] 0.74 2.5 10 0.3
[92] 0.115 0.02 13 0.1
[30] 11 1.25 9 33.56
[39] 0.069 0.04 11 1.24
[40] 12 5 8 36.62
This work 1 10 12 0.006
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4.3.7 Measurement setup and results
A prototype ADC is designed by using a 130-nm CMOS process. The chip occupies an
area of 700 µm x 1400 µm, excluding the pads. To facilitate the chip measurements, digital
outputs are taken out serially and combined off-chip. In order to test the functionality of
the DSM, one clock phase (φ2) is taken off-chip. The purpose of this output is not only to
check the DSM functionality but also to align the serial data coming from the comparators.
Separate supply and ground pins are provided for the analog, digital, and output buffer
portions of the chip. An analog supply is used for providing power to the core ADC and
the pre-amplifiers of comparators. Latches, clock, and digital logic are powered by the
digital supply. The output buffers consume very high power so that they are powered with
a separate supply to avoid coupling the noise originating from these buffers to analog or
digital portions of the chip. The master bias current and reference voltages are provided
off-chip for better testability.
A 2-layer FR4 PCB, designed to test the prototype IC, is shown in Figure 4.27. A
diagram of the measurement setup is drawn in Figure 4.28. The chip is packaged in a
surface-mounted 44-pin CQFP package, and is soldered on the PCB. A 2-layer PCB is
designed with about 90% of the bottom layer used as a ground plane to provide a good
current return path. All the external capacitors and resistors are surface-mounted ones,
whereas through-hole potentiometers are used. All the chip pins are decoupled by a 0.1
µF and 10 µF capacitors. The clock signal is provided by the signal generator. The chip
can handle both sine and square wave inputs.
4.3.7.1 Measurement results
In order to take the measurements of the fabricated design, all parts of the ADC must
work properly. Unfortunately, in any of the seven chips tested, the DSM and compara-
tors do not work simultaneously. Three chips have DSM working evident in Figure 4.29.
Figure 4.30 illustrates that the intended operation of comparators. However, the compara-
tors are working in two other chips, whereas in the remaining chips, neither the clocks nor
comparators work.
A properly laid out and simulated circuit is susceptible to failure after manufacturing,
if protection circuits are not provided on-chip. Such circuits including clamping diodes and
electrostatic discharge (ESD) circuits. Clamping diodes are employed to prevent the circuit
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from the overshoot or undershoot of the incoming signal due to the line reflections. ESD
protection circuits provide an alternate path for the charge to flow to ground in the case of
a highly capacitive object, for example, a human body touches the circuit. Additionally, an
IC contains not only the components required to perform the intended operation, but also
parasitic components (transistors and diodes). These parasitic elements, under particular
operating conditions, can become active and trigger an unintended operation that can
result in a fatal fault of the chip. A typical example of an unintended operation is the
latchup, which occurs due to the undesirable interaction between the PN junctions of the
NMOS and PMOS transistors placed in proximity [48].
Due to the design time and die area limitations, ESD structures are not placed inside
the chip. It is noticed that in different chips, different pins are sinking excess current
(sometimes more than 20 mA). All of these faulty pins are connected to the gates of the
transistors, indicating an oxide breakdown mechanism or internal latchup.
Therefore, the DSM and comparators are operating in different chips. However since
they are not working simultaneously on one chip, measurements cannot be taken.
4.3.8 Summary
A 12-bit 10 MS/s algorithmic ADC is designed in a 130-nm CMOS process to validate
the capacitor-shared and capacitor-scaled low power technique. The simulations results
showed that the implemented ADC has the FOM of 60 fJ/conversion-step. The design
parameters, layouts and device sizes are also described.
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256 point FFT plot of the ADC
(a)






















256 point FFT plot of the ADC
(b)
Figure 4.26: Simulated 256-point FFT plot at fs = 10 MS/s: (a) fin = 528.97 kHz and
(b) fin = 4.59 MHz. 112
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Figure 4.27: PCB layout of the top layer
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Figure 4.28: Test setup for the 12-bit Algorithmic ADC.
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Figure 4.29: Expected and measured φ2 phase indicating the operation of the DSM.
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Figure 4.30: Expected and measured MSB when common-mode input is provided. MSB
is measured after passing through an inverter buffer.
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Chapter 5
Conclusions And Future Work
Algorithmic analog-to-digital converters (ADCs) are commonly used in portable, consumer,
sensing, and biomedical applications where medium to high resolutions are required at
moderate speeds with a minimum die area and power dissipation. The algorithmic ADC
architecture is most closely related to the pipelined ADC architecture. Unlike pipelined
ADCs where the residue voltage is propagated through successive stages, an N-bit algo-
rithmic ADC utilizes the same hardware N-times for each bit of resolution. Due to the
hardware reuse algorithmic ADCs are very area efficient. However, in terms of power effi-
ciency, compared to that of pipelined ADCs, traditional algorithmic ADCs are inefficient.
Pipelined ADCs have greatly benefited from interstage scaling [31], which is not directly
applicable to algorithmic ADCs.
In this thesis, two promising low power techniques are presented. These techniques
exploit capacitor-shared and capacitor-scaled schemes. In the 3-cap-shared technique, a
modification of the capacitor arrangements of the flip-around configuration is proposed.
It is demonstrated that the proposed technique can achieve more than an 85% power
reduction, compared to the conventional scheme. A prototype chip is designed in a 130-
nm CMOS process. The simulation results revealed that a 10-bit 5 MS/s algorithmic ADC,
implementing the proposed 3-cap-shared technique, consumes about 150 µW of power.
The other proposed technique utilizes both capacitor-shared and capacitor-scaled schemes
for algorithmic ADCs. In the proposed technique, the ADC is designed by using multiple
U-MDAC blocks. Each U-MDAC consists of a unit-OTA and its associated pair of unit
capacitances. In order to realize the power savings during each successive cycle, half of
the unit-OTAs are powered down, along with the disconnection of their associated capac-
117
CHAPTER 5. CONCLUSIONS AND FUTURE WORK
itors from the circuit. This technique reduces the power consumption of a conventional
algorithmic ADC implementation by more than 90%. Simulation results indicated that a
12-bit 10 MS/s algorithmic ADC, based on the proposed U-MDAC approach, consumes
about 1 mW of power.
In this thesis, a comparison of different energy efficient techniques for algorithmic ADCs
is conducted. These techniques, when combined with each other, can lead to significant en-
ergy efficient solutions. Due to the added complexity of generating non-uniform clocks, the
bias scaling appears to be the preferred solution, to combine with the proposed techniques,
for power savings. A technique is developed that combines capacitor-shared, capacitor-
scaled, OTA-shared, capacitor flip-around, and bias/phase scaling techniques to reduce
the power consumption of a conventional algorithmic ADC by more than 93%.
This thesis also presents the detailed analysis of thermal noise in the proposed capacitor-
shared and capacitor-scaled scheme. A relationship between the power dissipation and res-
olution of OTA-based capacitor-shared and capacitor-scaled algorithmic ADCs is presented
as well. Furthermore, a detailed design procedure for the U-MDAC based algorithmic ADC
is discussed.
5.1 Major Contributions
In this thesis, recent low power techniques are examined. Two different energy efficient
techniques for algorithmic ADCs are proposed. In particular, the design technique of
splitting an OTA into multiple unit-OTAs is investigated and proved it to be the most
promising. The research contributions from this thesis are summed up as follows:
• U-MDAC-based technique
A very low power technique is proposed that utilizes both the capacitor-shared tech-
nique and capacitor-scaled technique for algorithmic ADCs. In the proposed tech-
nique, the ADC is designed by using the U-MDAC approach, incorporating the OTA
scaling and capacitor-scaled technique. Moreover, noise and low power limits are
derived [71,93].
• 3-cap-shared technique
A technique is proposed that utilizes a variation of the capacitor-shared technique.
The novel technique requires only three capacitors in a single-ended implementation
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circuit, compared to the four capacitors in a flip-around configuration and OTA-
shared algorithmic ADC stage [93,94].
• Comparison of different low power algorithmic ADCs schemes
A comparative study of recently published low power techniques for algorithmic
ADCs is conducted. These techniques are compared with each other in terms of
their energy efficiency. It is shown that when these techniques are combined, energy
efficient solutions are accomplished [94,95].
• Design procedure for U-MDAC-based algorithmic ADC
A step-by-step design methodology is demonstrated for designing unit-OTAs while
utilizing current density (gm/ID)-based methodology
5.2 Future Work
Although the design is validated at the post-layout level, due to chip failures because of
the lack of on-chip ESD circuits, the fabricated chips cannot be measured. In the future,
it will be worthwhile to put ESD structures on-chip. At the research level, there are many
aspects of this work that can be extended.
1. Phase and bias scaling
The settling time requirements of an OTA relaxes after each successive bit resolution.
As a result, bias and phase scaling can be incorporated in the design to further
enhance the power efficiency of the proposed techniques.
2. Calibration
There is an on-going trend to use digital calibration to ease analog circuits’ design
requirements. Since in U-MDAC approach, half of the unit-OTAs are not required,
the idle OTAs can be used to generate digital outputs equivalent of the gain errors.
3. OTA-less scheme
Since the OTA is the most power hungry block in a U-MDAC, the OTA-less cir-
cuit schemes, as presented in [65, 96], can be utilized to further decrease the power
consumption of the ADC.
4. Time-interleaving of low power low speed ADCs
Typically, pushing the design speeds to the technology limits results in a power
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inefficient solution. Therefore, a more power efficient way is perform time interleaving
of low speed highly energy efficient ADCs, such as the proposed ones, to come up
with an energy efficient high speed time-interleaved ADC.
5. Combining with sensing applications
Due to the attractive features of low power, high resolution and moderate speed, the
proposed ADC can be readily integrated into a variety of sensor read-out circuits.
Another promising area would be design sensors and data converters together to
lower the cost of overall sensing system.







Ideal ADCs sample the analog input and quantize it to generate the digital output, as
shown in Figure A.1. The analog signal is sampled at uniform time instants1 and the
sampled value is quantized to its corresponding digital code.
Understanding the operations of sampling and quantization is essential to understand-
ing the overall operation of an ADC.
Sampling
The first task of an ADC is to sample the analog input signal. The input signal bandwidth
and the sampling rate must meet the Nyquist criterion. The Nyquist criterion states that
the input signal bandwidth must be lower than the half the sampling frequency. Assume,





However, if the signal bandwidth is greater than fs/2, then the discrete-signals overlap each
other. This phenomenon is called aliasing. To avoid this signal overlapping, anti-aliasing
filters are used to bandlimit the input signal to be quantized by an ADC.
Quantization
After sampling, the next task of an ADC is to convert the sampled data into its correspond-
ing digital code. As shown in Figure A.2(a) , a range of analog signal values correspond to
same digital code. This approximation or rounding effect in ADCs is called quantization.
Due to quantization, the smallest change in the analog input causing a change in the
digital output is called the ADC resolution. The resolution is often expressed in LSB or



























Figure A.1: Basic operation of an ADC; Sampling and Quantization
The quantization process introduces an error into the output of the ADC. This error,
denoted as ε, is called quantization noise and it is the difference between the original
analog input and the digitized output. Hence, a signal x = xj ± ε will be quantized as xj
if ε < VLSB/2, that is, the error never exceeds VLSB/2. The quantization error for an ideal
3-bit ADC is shown in Figure A.2(b).









































































































Code width = 1 LSB
(a) (b)
Figure A.2: (a) 3-bit ADC characteristic and (b) Quantization error for the ideal 3-bit
ADC.
is the ratio of the power of a full-scale input signal to the quantization noise power present
at the output of a converter. The SNR is given by
SNRideal−ADC = 20 log
(
RMS Signal Voltage
RMS Quantization Noise Voltage
)
(dB) (A-3)
An expression for the SNR in such a system can be easily derived if a uniform probability
density function (PDF) for ε is assumed over ±VLSB/2. Therefore the quantization noise












For a full scale sinusoid signal the SNR is calculated, as shown in Equation A-5 [43].
SNR = 20 log10(2
N
√
1.5) = 6.02N + 1.76 (dB) (A-5)
Equation A-5 shows that each additional ADC bit improves SNR by approximately 6 dB.
In summary, an ideal ADC samples and quantizes the analog input signal. The only
noise source in an ideal ADC is the quantization noise. The sample rate determines the
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signal bandwidth and the quantization determines the SNR. For ideal ADCs, these are the
only specifications.
Real ADCs
The performance of a real ADC is degraded due to the non-idealities of the electronic
components from which the ADC is made. The non-idealities include component matching,
circuit noise and non-linearities in the circuits. The effect of these non-idealities lead to
the need for additional ADC specifications, which is categorized into static and dynamic
specifications.
Static specification
The input-output transfer characteristic, as shown in Figure A.2, depicts the static behavior
of an ideal 3-bit ADC. However, in real ADCs, circuit imperfections cause errors known
as offsets, gain, Differential Nonlinearity (DNL) and Integral Nonlinearity (INL) errors.
These errors are discussed below.
Offset errors: The offset error is the deviation of the transfer characteristics of an ideal
ADC at zero input. This error affects all codes by the same amount. Offset errors can be
easily trimmed by calibration.
Gain errors: The slope of the ADC’s transfer characteristic is the line interpolating the
transfer characteristic. The deviation of the actual and ideal slopes is called the gain error.
Like offset errors, gain errors can be easily calibrated.
Differential non-linearity (DNL): DNL is the deviation of the individual code widths
from their ideal value of 1 LSB. DNL is expressed as follows
DNL(k) =




Integral non-linearity (INL): INL is the deviation of code centers from their ideal
values. INL is also the integral of the DNL from code zero to the code of interest, code i,





In summary, the above four parameters characterize the static specifications of Nyquist
ADCs. Static specifications can be tested at very low speeds or even constant voltages.
Offset and gain errors are linear errors, whereas, DNL and INL are nonlinear errors.
Dynamic specification
Real ADCs are also limited by the dynamic characteristics of the circuits from which the
ADCs are built. An illustration of these errors is shown in Figure A.3. These limitations
are due to noise and distortion. There are numerous dynamic performance measures out
of which the most common are the signal-to-noise ratio (SNR),the spurious free dynamic
range (SFDR), the signal-to-noise and distortion ratio (SNDR or SINAD) and the effective
number of bits (ENOB).
Signal-to-noise ratio (SNR): The SNR is the ratio of the power of a full-scale input
signal to total noise power present at the output of a converter. The quantization noise
and the circuit noise are included in the SNR, but harmonics of the signal are excluded.
Hence








Total harmonic distortion (THD): Total harmonic distortion (THD) is defined as
the ratio between the RMS sum of the harmonic components and the amplitude of the






























Figure A.3: Frequency domain characterization for 10-bit pipelined ADC (2048 point
FFT).
where A(fin) is the amplitude of the fundamental input signal and A(i.Fin) is the amplitude
of the ith harmonic and (j) is the number of harmonics considered. Typically first seven
harmonics are considered.
Spurious free dynamic range (SFDR): The SFDR is defined as the ratio between
the maximum amplitude of the input signal and the amplitude of the next largest spectral
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component, as shown in Figure A.3. The SFDR can be less than or greater than the SNR.
The SFDR is an important specification in telecommunication applications.
Signal to noise and distortion ratio (SNDR): The SNDR is the ratio between the
power of the full scale input signal and the total noise including harmonics and other
distortion components and can be written as
SNDR = 10 log
(
Signal Power
Total Noise and Distortion Power
)
(dB) (A-10)
SNDR is always less than or equal to SNR. It is also frequently expressed as SINAD.
Effective resolution bandwidth (ERBW): For low input frequencies, the SNDR is
more or less constant, but as the input frequency increases, the SNDR decreases. The
effective resolution bandwidth (ERBW) is defined as the input frequency at which the
system SNR is reduced by 3 dB (or LSB/2) with respect to the SNDR at low frequencies.
The ERBW can be less than or greater than Nyquist rate.
Effective number of bits (ENOB): In real ADCs, the SNDR is always less than 6.02N
+ 1.76 dB. This reduced resolution is captured by expressing the SNDR in terms of effective





ENOB is always less than N. For low resolutions, ENOB is approximately equal to N. For
low power high resolution ADCs, ENOB is 1 or 2 bits less than N.
In summary, the specifications discussed above are frequently used to characterize real
ADCs. The choice of a specification is often application dependant. For example, in
voice and speech communication, low resolution low speed ADCs are used and SNDR is
the only important specification. Whereas in video and wireless communications, ADCs
must deliver high levels of performance in terms of SNR, SNDR and SFDR. In Radar
applications, high SFDR and SNDR ADCs are required to prevent weak signals from
being masked by harmonics or spurs. Imaging applications need high INL and high DNL
ADCs.
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A.2 Optimum Scaling Factor Analysis for Pipelined ADCs
In order to quantify both the capacitor scaling and stage resolution, a detailed analysis on
choosing the optimum stage resolution and the scaling factor is presented. This analysis
is similar to the one presented by Cline-Gray [31]. Initially, the relationship between the
power consumption of the whole pipelined ADC and the scaling factor and stage resolution
will be derived. Then from that relation, the optimum scaling factor will be found. The
optimum stage resolution will be found by utilizing this optimum scaling factor.
In a simplified model, it can be assumed that the dominant noise source in a power
optimized pipelined stage is inversely proportional to the sampling capacitor of that stage
(kT/C noise). Typically, the capacitors are scaled from one stage to another by a scaling
factor nf , where γ =
CI+1
CI
, as shown in Figure A.4. Here Cu is the unit capacitance and
M is the bit resolution of the individual stage and I is the total number of stages in the
pipelined ADC. Under these assumptions, the total input referred noise is proportional to
γ.2M.Cu






Figure A.4: Capacitor scaled stages. Each stage resolves M bits and the sampling
capacitor of each successive pipelined stage is reduced by the scaling factor γ.
the weighted sum of the reciprocals of the sampling capacitors scaled by the factor γI−1
with respect to the sampling capacitor of first stage, where I is the current stage. As a







γ · 2MCu · 22M
+
1
γ2 · 2MCu · 24M










































This is the input referred noise of I-stages, where each stage resolves M-bits.
As already assumed, the power consumption of a pipelined ADC is dominated by the
OTA power consumption, hence, it is reasonable to say that
Power(P ) ∝ Load Capacitance
Feedback Factor(β)
× Number of stages
where, β = 1
1+2M
for the each stage. Consequently, the power consumption of the whole
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Since stage scaling increases the noise contribution from the later stages, the power con-
sumption must be increased to keep the same SNR. Therefore, combining Equation A-14
and A-16.


















 · Cu (A-17)
Also, the size of the unit sampling capacitor, Cu, of an M-bit stage can be 21−M times
the unit sampling capacitor of a 1-bit stage while meeting the thermal noise requirements.
This unit-capacitor-factor, ξ, is defined as ξ = 2
2M
= 21−M . So, the above equation becomes


















(21−M) · Cu (A-18)
Equation A-18 shows the relationship between the ADC’s power consumption and the
scaling factor and the stage resolution.
As defined in the Cline-Gray model [31], a term taper-factor (x ) is introduced here,
which relates to the scaling factor by the equation γ = 1
2Mx
. Hence Equation A-18 can be
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written as















Equation A-19 shows the relationship among the ADC’s power consumption, the taper
factor and the stage resolution. This equation is similar to the one derived in [31], but
they have not included the effect of the feedback factor, and they assumed that I is infinite.
Also this analysis is done considering regular pipelined stages, whereas [31] analyzed the
flip-around scheme.
The power dissipation of an infinite pipelined ADC is plotted in Figure A.5. For the



















M = 1 
M  = 2 
M = 3 
M  = 4 
M  = 5 
Figure A.5: Normalized power versus the taper factor
M=1 case, significant power savings are possible due to capacitor scaling. The optimum
131
scaling factor γopt is approximately equal to the reciprocal of the interstage gain of the
pipelined stage, that is, the optimal taper factor xopt is equal to one. In a typical pipelined
ADC, when no capacitor scaling is utilized, then power dissipation of the whole pipeline
ADC is proportional to the N times the power consumption of the first stage. In contrast,
when the optimal scaling factor is used then the power of the whole ADC is proportional
to two times the power consumption of the first stage. However, due to scaling, the power
consumption of the first stage must be increased, therefore, the total power saving is around
70%, and not 80% as might be expected.
The optimum scaling factor is plotted against the per stage bit resolution in Fig-
ure A.6(a). It can be seen that xopt is between 1 and 1.5, and the scaling factor increases
with the increase in stage resolution. The relative power consumption between using the
optimal taper factor and the taper factor of reciprocal of the stage gain is plotted in the Fig-
ure A.6(b). The power improvement is not significant in lower resolution stages, however,










































Figure A.6: (a) Optimum scaling factor versus stage resolution (M) (b) Relative power
improvement when optimum taper factor is used against when the taper factor as the
reciprocal of the stage gain is used.
Once the optimal taper factor is found, it is possible to find the optimal stage resolution
assuming the optimal taper factor is used. Figure A.7 shows the total pipeline power
consumption versus the bits resolution per stage (assuming the same number of bits in all
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stages). From the figure, it can be seen that large power savings are possible when going




























Taper factor = 1.33
Taper factor = 1.4
Taper factor = 1.21
Taper factor = 1.44
Taper factor=1.47
Figure A.7: Normalized power versus the stage resolution. Here optimum taper factor of
each stage resolution is used
In summary, a relationship between power dissipation of a pipelined ADC and optimum
capacitor scaling factor is derived. It is shown that the optimal scaling factor is slightly
different from the reciprocal of the interstage gain. Although power improvements are not
very high in lower per stage resolution, the power improvements is significant when more
than 3-bit/stage resolutions are used. Furthermore, it is shown that large power savings
are possible when going from one bit per stage to two bits per stage.
A.3 Derivation of Minimum Sampling Power
Fundamentally, all ADCs must sample the analog signal, and the accuracy of the sampled
signal must be enough to meet the SNR requirement. In practical circuits, the analog signal
is sampled on the capacitor along with the thermal noise. By increasing the capacitor size,
the relative SNR is improved. Therefore, one should size the sampling capacitor for the
desired SNR, then the power required to charge the sampling capacitor at the required
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V 2FS · Cs
8kT
(A-22)





Therefore, in order to double the SNR (6 dB), four times the Cs is required. Also, when
the supply voltage is reduced to half, then four times the sampling capacitor is required
again.
To charge a capacitor to full scale voltage VFS requires a charge of
Q = Cs · VFS (A-24)
If this is done at a sample rate of fs, the average current will be given by
I = fs · Cs · VFS (A-25)
which yields a minimum power of
Ps = I · VFS = fs · Cs · V 2FS (A-26)
to sample a signal. By substituting (A-23) for Cs, the fundamental power required to
sample a signal for any desired SNR is found to be1
Ps = 8kT · fs · SNR2 (A-27)
1In practice the signal is not always at VFS , so the power consumption is reduced some what. The
amount of the reduction depends on the characteristics of the signal. For a pure sine wave, (A-26) should





SNR2 = 1.5 · 22N (A-28)
Therefore, (A-27) becomes
Ps = 12kT · fs · 22N (A-29)
The above equation states that the power consumption in an ADC is proportional to 22N ,
and the sampling frequency. Note that, (A-29) is technology independent and sets the
lower bound for any sampling based ADC.
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A.4 Layouts and Device Sizes
In this section, designed layouts and devices’s sizes are provided. The complete Spectre
schematic of the 12-bit 10 MS/s ADC is presented in Figure A.8











Figure A.9: Layout of the U-MDAC’s stage.
2nd stage layout
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Figure A.10: Layout of the second stage.
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Comparator layout
Figure A.11: Layout of the comparator.
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Device Sizes
unit-OTA and booster amplifiers
Device Width (µm) Length (µm)
Finger width (µm) Fingers Multiplicity Total
Main OTA
M1a,b 0.6 2 4 4.8 0.18
M2a,b 1.2 1 1 1.2 0.18
M3a,b 0.5 16 1 8 0.18
M4a,b 0.5 16 1 8 0.18
Mtaila,b 0.3 14 1 4.2 0.18
N-Booster
MP1a,b 0.3 1 1 0.3 0.3
MP2a,b 0.6 2 1 1.2 0.48
MP3a,b 0.6 2 1 1.2 0.48
MN2a,b 0.3 1 1 0.3 0.18
MN3a,b 0.3 1 1 0.3 0.16
Mswitcha,b 0.3 1 1 0.3 0.18
P-Boosters
MN1a,b 0.36 1 1 0.36 0.3
MN2a,b 0.3 1 1 0.3 0.48
MN3a,b 0.3 1 1 0.3 0.48
MP2a,b 0.3 1 1 0.3 0.18
MP3a,b 0.3 2 1 0.6 0.48
Mswitcha,b 0.3 1 1 0.3 0.18
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Comparator
Device Width (µm) Length (µm)
Finger width (µm) Fingers Multiplicity Total
M1−4 0.5 1 1 0.5 0.48
M5−8 0.5 1 1 0.5 1.5
M9,10 0.5 4 1 2 0.18
M11,12 0.5 1 1 0.5 0.24
Mtail14,15 0.5 1 1 0.5 0.24
M13 0.6 5 1 3 0.12
M16,19 0.5 1 1 0.5 0.12
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10-bit 5 MS/s Algorithmic ADC chip micrograph
Figure A.12: Chip micrograph of the 10-bit 5 MS/s algorithmic ADC.
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12-bit 10 MS/s Algorithmic ADC chip micrograph
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Figure A.13: Chip micrograph of the 12-bit 10 MS/s algorithmic ADC.
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